IP Library Granted Patent US 7,761,623
Granted Patent B2
US 7,761,623 · App. 11/847,986 · Granted Jul 20, 2010

Main memory in a system with a memory controller configured to control access to non-volatile memory, and related technologies

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,761,623
App. No.
11/847,986
Granted
Jul 20, 2010
Kind
B2
Abstract

An apparatus includes a printed circuit board with a plurality of printed circuit board traces, a memory controller mounted on the printed circuit board coupled to one or more of the plurality of printed circuit board traces, a plurality of non-volatile type of memory integrated circuits coupled to the printed circuit board, and a plurality of support integrated circuits coupled between the memory controller and the plurality of non-volatile type of memory integrated circuits.

Claims (23)

1. A system comprising:

a mother-board having processor sockets, memory module sockets, and one or more expansion sockets, each of the processor sockets being configured to receive a processor and each of the memory module sockets being configured to receive a memory module of a main memory, each processor socket being directly coupled to one or more dynamic random access memory (DRAM) channels via corresponding printed circuit board traces, each of the one or more dynamic random access memory channels having one or more of the memory module sockets coupled to the corresponding printed circuit board traces, the one or more expansion sockets and the processor sockets being coupled to an interconnect fabric of the mother-board; and

at least one main memory expansion board coupled to at least one of the one or more expansion sockets to expand the main memory of the mother board, the at least one main memory expansion board includes

at least one non-DRAM memory channel, and

a first non-DRAM memory controller configured to control read and write accesses of data with the at least one non-DRAM memory channel.

2. The system of claim 1 , wherein

the at least one main memory expansion board further includes

one or more memory module sockets in the at least one non-DRAM memory channel coupled to the first non-DRAM memory controller, and

one or more non-volatile memory modules respectively plugged into the one or more memory module sockets.

3. The system of claim 2 , wherein

the one or more memory module sockets of the at least one main memory expansion board are dual in-line memory module (DIMM) sockets, and

the one or more non-volatile memory modules are non-volatile dual in-line memory modules.

4. The system of claim 2 wherein

at least one memory device of the one or more non-volatile memory modules is a NOR flash electrically erasable programmable read only memory (EEPROM) integrated circuit chip.

5. The system of claim 1 , wherein

the at least one main memory expansion board further includes

first non-volatile memory in the at least one non-DRAM memory channel coupled to the first non-DRAM memory controller.

6. The system of claim 5 , further comprising:

at least another main memory expansion board coupled to at least another expansion socket to further expand main memory of the system, the at least another expansion board includes

a second non-DRAM memory controller mounted there-to to control read and write accesses of data in at least another non-DRAM memory channel.

7. The system of claim 6 , wherein

the at least another main memory expansion board further includes

second non-volatile memory in the at least another non-DRAM memory channel coupled to the second non-DRAM memory controller, the second non-volatile memory differs from the first non-volatile memory.

Assignments (10)
RELEASE OF SECURITY INTEREST AT REEL 053926 FRAME 0446 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 058966/0321 →
SECURITY INTEREST Recorded Sep 29, 2020
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 053926/0446 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 9, 2020
From: VIRIDENT SYSTEMS, LLC
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 053180/0472 →
CHANGE OF NAME Recorded Jan 30, 2019
From: VIRIDENT SYSTEMS, INC
To: VIRIDENT SYSTEMS, LLC
Reel/Frame 048196/0580 →
RELEASE OF SECURITY INTEREST Recorded Jul 26, 2013
From: SPANSION LLC
To: VIRIDENT SYSTEMS, INC.
Reel/Frame 030886/0678 →
RELEASE OF SECURITY INTEREST Recorded Jul 26, 2013
From: BARCLAYS BANK PLC
To: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY INC.; SPANSION TECHNOLOGY LLC
Reel/Frame 030886/0471 →
RELEASE OF LIEN ON PATENT Recorded Jul 23, 2013
From: BARCLAYS BANK PLC
To: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY INC.; SPANSION TECHNOLOGY LLC
Reel/Frame 030875/0144 →
SECURITY AGREEMENT Recorded Jun 4, 2010
From: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY INC.; SPANSION TECHNOLOGY LLC
To: BARCLAYS BANK PLC
Reel/Frame 024522/0338 →
PATENT SECURITY AGREEMENT Recorded Oct 5, 2007
From: VIRIDENT SYSTEMS, INC.
To: SPANSION LLC
Reel/Frame 019927/0563 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 30, 2007
From: KARAMCHETI, VIJAY; GANAPATHY, KUMAR; OKIN, KENNETH ALAN; PAREKH, RAJESH
To: VIRIDENT SYSTEMS, INC.
Reel/Frame 019771/0717 →