IP Library Granted Patent US 7,843,202
Granted Patent B2
US 7,843,202 · App. 11/864,690 · Granted Nov 30, 2010

Apparatus for testing devices

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,843,202
App. No.
11/864,690
Granted
Nov 30, 2010
Kind
B2
Abstract

Methods and apparatus for testing semiconductor devices are provided herein. In some embodiments, an assembly for testing semiconductor devices can include a probe card assembly; and a thermal barrier disposed proximate an upper surface of the probe card assembly, the thermal barrier can restrict thermal transfer between tester side boundary conditions and portions of the probe card assembly disposed beneath the thermal barrier.

Claims (30)

1. An assembly for testing semiconductor devices, comprising:

a probe card assembly comprising a stiffener assembly, wherein a portion of the stiffener assembly has a high thermal conductivity; and

a thermal barrier disposed proximate an upper surface of the probe card assembly and positioned to restrict thermal transfer between tester side boundary conditions and the high thermal conductivity portion of the stiffener assembly.

2. The assembly of claim 1 , wherein the thermal barrier comprises a material having a low heat conductivity.

3. The assembly of claim 2 , wherein the thermal barrier comprises plastic.

4. The assembly of claim 1 , wherein the thermal barrier further comprises:

a plurality of holes formed therethrough and configured to allow access to portions of the stiffener.

5. The assembly of claim 1 , wherein a size of the thermal barrier corresponds to a size of a probe substrate disposed in a lower portion of the probe card assembly.

6. The assembly of claim 1 , wherein the thermal barrier completely covers the probe card assembly except for one or more openings, wherein the openings are sized to not substantially denigrate the thermal functionality of the thermal barrier.

7. The assembly of claim 1 , wherein the high thermal conductivity portion of the stiffener is centrally disposed relative to a low thermal conductivity portion of the stiffener.

8. The assembly of claim 1 , wherein a size of the thermal barrier is substantially equal to a size of a probe substrate disposed in a lower portion of the probe card assembly.

9. An assembly for testing semiconductor devices, comprising: a probe card assembly, wherein the probe card assembly comprises a high thermal conductivity stiffener centrally disposed relative to a low thermal conductivity substrate; and a cap disposed above an upper central surface of the probe card assembly, the cap providing a thermal barrier between tester side boundary conditions and portions of the probe card assembly disposed beneath the cap, wherein the cap substantially covers the probe card assembly.

10. The assembly of claim 9 , wherein the cap comprises a material having a low heat conductivity.

11. The assembly of claim 9 , wherein the cap comprises plastic.

12. The assembly of claim 9 , wherein the probe card assembly further comprises a substrate and a stiffener for restricting flex of the substrate and wherein the cap is disposed above the stiffener.

13. The assembly of claim 12 , wherein the thermal barrier further comprises:

a plurality of holes formed therethrough and configured to allow access to portions of the stiffener.

14. The assembly of claim 9 , wherein a size of the cap corresponds to a size of a probe substrate disposed in a lower portion of the probe card assembly.

15. The assembly of claim 9 , wherein the cap is disposed on the upper central surface of the probe card assembly.

16. The assembly of claim 9 , wherein the probe card assembly comprises:

at least one wiring substrate for supporting and routing signals from a plurality of contact elements disposed beneath the wiring substrate to a tester, wherein the cap is disposed above a central portion of the at least one wiring substrate.

17. The assembly of claim 9 , wherein the cap completely covers the probe card assembly except for one or more openings, wherein the openings are sized to not substantially denigrate the thermal functionality of the cap.

18. The assembly of claim 9 , wherein a size of the cap is substantially equal to a size of a probe substrate disposed in a lower portion of the probe card assembly.

19. A probe card assembly, comprising: a wiring substrate having a tester side surface, an opposing wafer side surface, and a plurality of through holes extending therebetween wherein the wiring substrate has a low thermal conductivity; a support structure attached to the tester side surface of the wiring substrate and having portions extending into the through holes, wherein the support structure has a high thermal conductivity, and is centrally disposed relative to the wiring substrate; a probe substrate located proximate to the wafer side surface of the wiring substrate and attached to the support structure; and a cap disposed on an upper surface of the support structure, the cap providing a thermal barrier between tester side boundary conditions and portions of the probe card assembly disposed beneath the cap, wherein the cap substantially covers the support structure.

20. The assembly of claim 19 , wherein the cap comprises a material having a low heat conductivity.

21. The assembly of claim 20 , wherein the cap comprises plastic.

22. The assembly of claim 19 , wherein the cap further comprises:

a plurality of holes formed therethrough and configured to allow access to portions of the support structure.

23. The assembly of claim 19 , wherein a size of the cap corresponds to a size of the probe substrate.

24. The assembly of claim 19 , wherein a size of the cap is substantially equal to a size of the probe substrate.

Assignments (5)
RELEASE OF SECURITY INTEREST Recorded Aug 7, 2025
From: HSBC BANK USA, NATIONAL ASSOCIATION
To: FORMFACTOR, INC.
Reel/Frame 072853/0001 →
SECURITY INTEREST Recorded Jul 29, 2025
From: FORMFACTOR, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT
Reel/Frame 072263/0272 →
SECURITY INTEREST IN UNITED STATES PATENTS AND TRADEMARKS Recorded Jul 12, 2016
From: FORMFACTOR, INC.; ASTRIA SEMICONDUCTOR HOLDINGS, INC.; CASCADE MICROTECH, INC.; MICRO-PROBE INCORPORATED
To: HSBC BANK USA, NATIONAL ASSOCIATION
Reel/Frame 039184/0280 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 20, 2008
From: HOBBS, ERIC D.; KAWAMATA, NOBUHIRO; MCFARLAND, ANDREW W.; REYNOLDS, CARL V.; URAKAWA, YOICHI
To: FORMFACTOR, INC.
Reel/Frame 020530/0105 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 28, 2007
From: HOBBS, ERIC D.; MCFARLAND, ANDREW W.
To: FORMFACTOR, INC.
Reel/Frame 019898/0548 →