IP Library Granted Patent US 7,639,097
Granted Patent B2
US 7,639,097 · App. 11/870,733 · Granted Dec 29, 2009

Crystal oscillator circuit having fast start-up and method therefor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,639,097
App. No.
11/870,733
Granted
Dec 29, 2009
Kind
B2
Abstract

In one embodiment, a method of programming an oscillator circuit includes providing a resonator, a first programmable capacitor, a second programmable capacitor, and an amplifier. The first programmable capacitor and the second programmable capacitor may be programmed at a first capacitance value during a first time period, wherein the first programmable capacitor provides a first voltage to bias the resonator and the amplifier alters the second voltage to provide a third voltage to the resonator. During a second time period the first capacitance value is increased.

Claims (54)

1. A method of operating an oscillator circuit, the method comprising:

providing a resonator, a first programmable load capacitor, a second programmable load capacitor, and an amplifier having an input and an output, wherein the first programmable load capacitor is coupled to the input, the second programmable load capacitor is coupled to the output, and the resonator is coupled between the input and the output;

providing a timer for asserting a control signal for a predetermined time period in response to an enable signal;

programming both the first and second programmable load capacitors to have a first capacitance value for a predetermined time period during startup of the oscillator circuit;

providing a first bias current to the amplifier during the predetermined time period in response to the control signal being asserted;

reprogramming the first and second programmable load capacitors to have a second capacitance value greater than the first capacitance value after the predetermined time period; and

providing a second bias current to the amplifier after the predetermined time period in response to the control signal being deasserted, wherein the second bias current is less than the first bias current.

2. The method of claim 1 , wherein:

providing an amplifier comprises providing an amplifier comprising a transistor; and

the transistor receives the first and second bias currents.

3. The method of claim 2 , further comprising:

providing a bias current generator for providing the first and second bias currents to the transistor, wherein the bias current generator comprises a timer, a plurality of transmission gates, and a plurality of bias transistors, wherein:

each of the plurality of transmission gates is coupled to one of the plurality of bias transistors, and the timer is coupled to one of the plurality of transmission gates;

providing each of the plurality of transmission gates with a first control voltage; and

removing the first control voltage from the one of the plurality of transmission gates coupled to the timer when the timer sends a signal to the one of the plurality of transmission gates.

4. The method of claim 1 , wherein:

providing the first programmable load capacitor comprises providing a first plurality of switchable parallel capacitors; and

providing the second programmable load capacitor comprises a providing a second plurality of switchable parallel capacitors.

5. The method of claim 3 , further comprising:

providing a current mirror coupled to the bias current generator and the resonator, wherein the current mirror alters the first and second bias currents from the bias current generator before the first and second bias currents are received by the amplifier.

6. The method of claim 1 , wherein providing a resonator further comprises providing a quartz crystal.

7. The method of claim 2 , wherein the transistor comprises a N-type metal oxide semiconductor (MOS) transistor having a gate coupled to a resistor and a drain coupled to the resistor.

8. A method of operating a crystal oscillator circuit, the method comprising:

providing a crystal, a first load capacitor, an amplifier, and a bias current generator, wherein the crystal is coupled to the first load capacitor and the amplifier, and wherein the bias current generator provides a bias current for the amplifier, the bias current generator comprises a first transmission gate coupled to a first transistor and a second transmission gate coupled to a second transistor;

programming the first load capacitor to have a first capacitance value during a first time period, wherein the crystal receives a first signal from the first load capacitor;

providing the first transmission gate with a first control voltage and providing the second transmission gate with a second control voltage during the first time period to generate the bias current;

altering the bias current by changing the second control voltage to a third control voltage following the first time period to begin a second time period; and

increasing the first load capacitance value during the second time period, wherein the crystal receives a second signal from the first load capacitor during the second time period.

9. The method of claim 8 , wherein changing the second control voltage to a third control voltage comprises lowering the second control voltage.

10. The method of claim 8 , wherein increasing the first capacitance value during the second time period comprises programming the first load capacitor to have a second capacitance value during the second time period, wherein the second capacitance value is greater than the first capacitance value.

11. The method of claim 10 , wherein the first capacitance value is approximately 3 picoFarads and the second capacitance value is approximately 19 picoFarads.

12. The method of claim 8 , wherein providing the first load capacitor comprises a providing a plurality of switchable parallel capacitors.

13. The method of claim 8 , further comprising providing a current mirror coupled to the bias current generator and the crystal, wherein the current mirror alters the bias current from the bias current generator before the bias current is received by the amplifier.

14. The method of claim 8 , wherein the amplifier has a first input terminal for receiving the bias current, a second input terminal coupled to a plate electrode of the first load capacitor, and an output terminal coupled to a plate electrode of a second load capacitor.

15. The method of claim 14 , wherein the amplifier comprises an N-type metal oxide semiconductor (MOS) transistor having a gate coupled to a resistor and a drain coupled to the resistor.

16. The method of claim 14 , further comprising:

providing a second load capacitor coupled to the output terminal of the amplifier, wherein the second load capacitor comprises a plurality of switchable parallel capacitors;

programming the second load capacitor at the first capacitance value during the first time period; and

increasing the first load capacitance value during the second time period.

17. The method of claim 16 , wherein increasing the first load capacitor value during the second time period comprises programming the second load capacitor at a second capacitance value during the second time period, wherein the second capacitance value is greater than the first capacitance value.

18. The method of claim 16 , wherein:

providing the first load capacitor further comprises providing a first integrated load capacitor; and

providing the second load capacitor further comprises providing a second integrated load capacitor.

19. A method of operating an oscillator circuit, the method comprising:

providing a resonator having a first terminal and a second terminal, a first programmable capacitor coupled to the first terminal, a second programmable capacitor coupled to the second terminal, an amplifier having an input coupled to the first terminal and an output coupled to the second terminal, and a bias current generator for providing a bias current for the amplifier, wherein the bias current generator comprises:

a first transmission gate coupled to a first transistor; and

a second transmission gate coupled to a second transistor;

providing a power supply voltage to the oscillator;

programming the first programmable capacitor to have a first capacitance value during a startup time period;

programming the second programmable capacitor to have the first capacitance value during the startup time period;

providing the first transmission gate with a first control voltage;

providing the second transmission gate with a second control voltage, the first and second transistors for generating a bias current during the startup time period;

altering the bias current by changing the second control voltage to a third control voltage after the startup time period to begin normal operation of the oscillator circuit, wherein the third control voltage is less than the second control voltage; and

increasing the first and second capacitance values after the startup time period during the normal operation of the oscillator circuit.

Assignments (23)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE LISTED CHANGE OF NAME SHOULD BE MERGER AND CHANGE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0180. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Recorded Jan 12, 2017
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 041354/0148 →
CHANGE OF NAME Recorded Nov 8, 2016
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 040652/0180 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0143 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037355/0723 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0670 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SECURITY AGREEMENT Recorded May 13, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 024397/0001 →
SECURITY AGREEMENT Recorded Mar 15, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A.
Reel/Frame 024079/0082 →
SECURITY AGREEMENT Recorded Jul 11, 2008
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A.
Reel/Frame 021217/0368 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 11, 2007
From: TRAN, DANIEL N.
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 019948/0951 →