IP Library Granted Patent US 8,173,543
Granted Patent B2
US 8,173,543 · App. 11/878,796 · Granted May 8, 2012

Method of forming hole in semiconductor device using mask

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,173,543
App. No.
11/878,796
Granted
May 8, 2012
Kind
B2
Abstract

The invention provides a method of manufacturing a semiconductor device which achieves high reliability and high yield as well as high production efficiency. Back surface grinding (back grinding) is performed to a semiconductor substrate to thin the semiconductor substrate. A damaged layer formed by the back surface grinding is not removed at this time, and a photoresist layer is selectively formed on the back surface of the semiconductor substrate. The semiconductor substrate is then etched using the photoresist layer as a mask to form a via hole. The photoresist layer is then removed with the semiconductor substrate still placed in an etcher used in the etching process subsequently after the formation of the via hole. In this manner, the etching process and the next ashing process are performed sequentially in one apparatus. Then a process of removing the damaged layer on the back surface of the semiconductor substrate and a process of smoothing the sidewall of the via hole are simultaneously performed subsequently after the ashing process in the same apparatus.

Claims (32)

1. A method of manufacturing a semiconductor device, comprising:

providing a semiconductor substrate;

grinding a surface of the semiconductor substrate so as to thin the semiconductor substrate;

forming a mask layer selectively on the ground surface of the semiconductor substrate;

dry etching the semiconductor substrate in an etching apparatus so as to form an opening in the semiconductor substrate using the mask layer as a mask;

removing the mask layer by etching while the semiconductor substrate is still in the etching apparatus after the formation of the opening; and

smoothing the ground surface of the semiconductor substrate,

wherein the removing of the mask layer and the smoothing of the ground surface of the semiconductor substrate are sequentially performed while the semiconductor substrate is placed in the etching apparatus.

2. The method of claim 1 , wherein the etching apparatus is an ICP type apparatus.

3. A method of manufacturing a semiconductor device, comprising:

providing a semiconductor substrate;

grinding a surface of the semiconductor substrate so as to thin the semiconductor substrate;

forming a mask layer selectively on the ground surface of the semiconductor substrate;

dry etching the semiconductor substrate in an etching apparatus so as to form an opening in the semiconductor substrate using the mask layer as a mask;

removing the mask layer by etching while the semiconductor substrate is still in the etching apparatus after the formation of the opening; and

smoothing a sidewall of the opening and the ground surface of the semiconductor substrate after the removal of the mask layer,

wherein the removing of the mask layer and the smoothing of the sidewall of the opening and the ground surface of the semiconductor substrate are sequentially performed while the semiconductor substrate is placed in the etching apparatus.

4. The method of claim 3 , wherein the etching apparatus is configured to perform a Bosch process.

5. A method of manufacturing a semiconductor device, comprising:

providing a semiconductor substrate;

forming a mask layer selectively on a surface of the semiconductor substrate;

dry etching the semiconductor substrate in an etching apparatus so as to form an opening in the semiconductor substrate using the mask layer as a mask; and

removing the mask layer by etching while the semiconductor substrate is still in the etching apparatus after the formation of the opening,

wherein the forming of the opening in the semiconductor substrate comprises performing a plasma etching for forming a trench in the semiconductor substrate, performing a plasma deposition for depositing a protection film on a sidewall of the trench, and repeating the plasma etching and the plasma deposition alternately.

6. A method of manufacturing a semiconductor device, comprising:

providing a semiconductor substrate;

grinding a surface of the semiconductor substrate so as to thin the semiconductor substrate;

forming a mask layer selectively on the ground surface of the semiconductor substrate;

dry etching the semiconductor substrate in an etching apparatus so as to form an opening in the semiconductor substrate using the mask layer as a mask;

removing the mask layer by etching while the semiconductor substrate is still in the etching apparatus after the formation of the opening;

smoothing the ground surface of the semiconductor substrate after the removal of the mask layer; and

forming an insulation film on a sidewall of the opening of the semiconductor substrate and forming a through-hole electrode on the insulation film.

Assignments (15)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR NAME PREVIOUSLY RECORDED AT REEL: 032891 FRAME: 0906. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Feb 23, 2016
From: SYSTEM SOLUTIONS CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 037881/0027 →
CHANGE OF NAME Recorded Feb 19, 2016
From: SANYO SEMICONDUCTOR CO., LTD.
To: SYSTEM SOLUTIONS CO., LTD.
Reel/Frame 037773/0090 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 16, 2014
From: ON SEMICONDUCTOR NIIGATA CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032917/0581 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 13, 2014
From: SANYO SEMICONDUCTOR CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032891/0906 →
CHANGE OF NAME Recorded May 8, 2014
From: SANYO SEMICONDUCTOR MANUFACTURING CO., LTD
To: ON SEMICONDUCTOR NIIGATA CO., LTD
Reel/Frame 032857/0985 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2014
From: SANYO ELECTRIC CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032836/0342 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2011
From: SANYO ELECTRIC CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 026594/0385 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER LISTED ON THE NAME CHANGE USP 7619299 PREVIOUSLY RECORDED ON REEL 025762, FRAME 0635 Recorded Jun 6, 2011
From: NIGATA SANYO ELECTRIC CO., LTD.
To: SANYO SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 026424/0676 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 7619299, PREVIOUSLY RECORDED ON REEL 025762 FRAME 0320.ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT Recorded Jun 2, 2011
From: SANYO SEMICONDUCTOR MANUFACTURING CO., LTD.
To: NIGATA SANYO ELECTRIC CO., LTD.
Reel/Frame 026654/0343 →
COMPANY SPLIT Recorded Dec 22, 2010
From: SANYO SEMICONDUCTOR MANUFACTURING CO., LTD.
To: NIGATA SANYO ELECTRIC CO., LTD.
Reel/Frame 025762/0320 →
CHANGE OF NAME Recorded Dec 22, 2010
From: NIGATA SANYO ELECTRIC CO., LTD.
To: SANYO SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 025762/0635 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 1, 2007
From: SEKI, KATSUYUKI; SUZUKI, AKIRA; KAMEYAMA, KOUJIRO; OIKAWA, TAKAHIRO
To: SANYO ELECTRIC CO., LTD.; SANYO SEMICONDUCTOR CO., LTD.; SANYO SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 019905/0472 →