IP Library Granted Patent US 8,240,033
Granted Patent B2
US 8,240,033 · App. 11/917,711 · Granted Aug 14, 2012

Method for manufacturing a circuit board

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,240,033
App. No.
11/917,711
Granted
Aug 14, 2012
Kind
B2
Abstract

This publication discloses a method for manufacturing a circuit-board structure. According to the method, a conductor pattern ( 13 ) is made, and contact openings are made in it for a component's ( 16 ) electrical contacts. After this, the component ( 16 ) is attached relative to the conductor pattern ( 13 ), in such a way that the contact areas or contact bumps of the component lie next to the contact openings. After this, an electrically conductive material is introduced to the contact openings, in order to form electrical contacts between the conductor pattern ( 13 ) and the component ( 16 ).

Claims (30)

1. Method for manufacturing a circuit-board structure containing at least one component ( 6 ; 16 ; 26 ), the method comprising

making a conductor pattern ( 3 ; 13 ; 25 ),

making contact openings ( 4 : 14 ; 29 ) in the conductor pattern ( 3 ; 13 ; 25 ), for the electrical contacts of the component ( 6 : 16 ; 26 ),

attaching the component ( 6 : 16 ; 26 ) relative to the conductor pattern ( 3 ; 13 ; 25 ), and

introducing electrically conductive material to the contact openings ( 4 ; 14 ; 29 ), in order to create electrical contacts between the conductor pattern ( 3 ; 13 ; 25 ) and the component ( 6 ; 16 ; 26 ), wherein the conductor pattern ( 3 ) is finished before an insulating-material layer is made.

2. Method according to claim 1 , in which

contact openings for making vias are made in the conductor pattern ( 3 ; 13 ; 25 ),

insulating-material layer, which surrounds the component ( 6 ; 16 ; 26 ), is made on the surface of the conductor pattern ( 3 ; 13 ; 25 ),

a conductor layer or conductor-pattern layer is made on the surface of the insulating-material layer,

through-holes for vias are made in the insulating-material layer at the locations of the contact openings that have been made, and

an electrically conductive material is introduced to the through-holes, in order to create electrical contacts between the conductor pattern ( 3 ; 13 ; 25 ) and the conductor layer or conductor-pattern layer on the opposite surface of the insulating-material layer.

3. Method according to claim 2 , in which electrically conductive material is introduced to the through-holes using a surfacing method.

4. Method according to claim 1 , in which, after the component ( 6 ; 16 ) has been attached, it is surrounded with insulating material.

5. Method according to claim 1 , in which a conductor pattern ( 25 ) is made on the surface of an insulating-material sheet ( 21 ), a recess ( 28 ) is made in the insulating-material sheet ( 21 ) for the component ( 26 ), and the component is attached to the recess ( 28 ) that has been made.

6. Method according to claim 1 , in which the component ( 6 ; 16 ; 26 ) is attached relative to the conductor pattern ( 3 ; 13 ; 25 ; 103 ) by gluing.

7. Method according to claim 1 , in which the component ( 6 ; 16 ; 26 ) is an unpackaged microcircuit.

8. Method according to claim 1 , in which, in addition to electrical contacts, at least one thermal contact is made in the circuit-board structure, allowing for the conducting of thermal energy away from the component ( 6 ; 16 ; 26 ).

9. Method according to claim 8 , in which the thermal contact is made using the same process as an electrical contact.

10. Method according of claim 1 , in which the conductor pattern ( 3 ; 13 ; 25 ; 103 ) is finished before the component ( 6 ; 16 ; 26 ) is attached to the circuit-board structure.

11. Method according to claim 1 , in which the electrically conductive material is introduced to the contact openings ( 4 ; 14 ; 29 ) using a surfacing method.

12. Method according to claim 1 , in which the contact areas of the component lie opposite to the contact openings ( 4 ; 14 ; 29 ).

13. Method according to claim 1 , in which the contact openings ( 4 ; 14 ; 29 ) are made before the component ( 6 ) is attached.

14. Method according to claim 1 , in which the component ( 6 ) is attached before the contact openings ( 4 ; 14 ; 29 ) are made.

15. Method according to claim 1 , in which several conductor layers are made in the circuit-board structure.

16. Method according to claim 1 , in which several conductor layers are made in the circuit-board structure.

17. Method according to claim 1 , in which the contact openings ( 4 ; 14 ; 29 ; 104 ) are after the conductor pattern ( 3 ; 13 ; 25 ; 103 ) is made.

18. Method according to claim 1 , in which the contact openings ( 4 ; 14 ; 29 ; 104 ) are made in the conductor pattern ( 3 ; 13 ; 25 ; 103 ) simultaneously with the making of the conductor pattern ( 3 ; 13 ; 25 ; 103 ).

19. Method according to claim 1 , in which at least one contact opening ( 4 ; 14 ; 25 ; 104 ) is aligned with a conductor of the conductor pattern ( 3 ; 13 ; 25 ; 103 ) and made in such a way that the diameter of the contact opening is essentially as large as the width of the conductor, or the diameter of the contact opening is at least 1.2-times.

20. Method according to claim 1 , in which at least one contact opening ( 4 ; 14 ; 29 ; 104 ) is located partly outside of the conductors defined by the conductor pattern ( 3 ; 13 ; 25 ; 103 ).

21. Method according to claim 1 , in which the circuit-board structure being made is an electronic module, which comprises at least two components, as well as conductor structures for connecting them to form a functional totality.

Assignments (8)
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNOR NAME PREVIOUSLY RECORDED AT REEL: 052853 FRAME: 0153. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Mar 29, 2021
From: R2 SOLUTIONS LLC
To: STARBOARD VALUE INTERMEDIATE FUND LP, AS COLLATERAL AGENT
Reel/Frame 056832/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED ON REEL 053654 FRAME 0254. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST GRANTED PURSUANT TO THE PATENT SECURITY AGREEMENT PREVIOUSLY RECORDED. Recorded Dec 30, 2020
From: STARBOARD VALUE INTERMEDIATE FUND LP
To: R2 SOLUTIONS LLC
Reel/Frame 054981/0377 →
STATEMENT REGARDING SECURITY INTEREST INCORRECTLY RECORDED AGAINST PATENTS Recorded Oct 20, 2020
From: ACACIA RESEARCH GROUP LLC; R2 SOLUTIONS LLC
To: IMBERATEK, LLC
Reel/Frame 054134/0172 →
RELEASE OF SECURITY INTEREST IN PATENTS Recorded Jul 8, 2020
From: STARBOARD VALUE INTERMEDIATE FUND LP
To: ACACIA RESEARCH GROUP LLC; AMERICAN VEHICULAR SCIENCES LLC; BONUTTI SKELETAL INNOVATIONS LLC; CELLULAR COMMUNICATIONS EQUIPMENT LLC; INNOVATIVE DISPLAY TECHNOLOGIES LLC; LIFEPORT SCIENCES LLC; LIMESTONE MEMORY SYSTEMS LLC; MOBILE ENHANCEMENT SOLUTIONS LLC; MONARCH NETWORKING SOLUTIONS LLC; NEXUS DISPLAY TECHNOLOGIES LLC; PARTHENON UNIFIED MEMORY ARCHITECTURE LLC; R2 SOLUTIONS LLC; SAINT LAWRENCE COMMUNICATIONS LLC; STINGRAY IP SOLUTIONS LLC; SUPER INTERCONNECT TECHNOLOGIES LLC; TELECONFERENCE SYSTEMS LLC; UNIFICATION TECHNOLOGIES LLC
Reel/Frame 053654/0254 →
PATENT SECURITY AGREEMENT Recorded Jun 5, 2020
From: ACACIA RESEARCH GROUP LLC; AMERICAN VEHICULAR SCIENCES LLC; BONUTTI SKELETAL INNOVATIONS LLC; CELLULAR COMMUNICATIONS EQUIPMENT LLC; INNOVATIVE DISPLAY TECHNOLOGIES LLC; LIFEPORT SCIENCES LLC; LIMESTONE MEMORY SYSTEMS LLC; MERTON ACQUISITION HOLDCO LLC; MOBILE ENHANCEMENT SOLUTIONS LLC; MONARCH NETWORKING SOLUTIONS LLC; NEXUS DISPLAY TECHNOLOGIES LLC; PARTHENON UNIFIED MEMORY ARCHITECTURE LLC; R2 SOLUTIONS LLC; SAINT LAWRENCE COMMUNICATIONS LLC; STINGRAY IP SOLUTIONS LLC; SUPER INTERCONNECT TECHNOLOGIES LLC; TELECONFERENCE SYSTEMS LLC; UNIFICATION TECHNOLOGIES LLC
To: STARBOARD VALUE INTERMEDIATE FUND LP, AS COLLATERAL AGENT
Reel/Frame 052853/0153 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 5, 2020
From: GE EMBEDDED ELECTRONICS OY
To: IMBERATEK, LLC
Reel/Frame 051730/0868 →
CHANGE OF NAME Recorded Jan 23, 2020
From: IMBERA ELECTRONICS OY
To: GE EMBEDDED ELECTRONICS OY
Reel/Frame 051669/0086 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 11, 2008
From: TUOMINEN, RISTO; IIHOLA, ANTTI; PALM, PETTERI
To: IMBERA ELECTRONICS OY
Reel/Frame 021514/0686 →