IP Library Granted Patent US 8,581,109
Granted Patent B2
US 8,581,109 · App. 11/917,737 · Granted Nov 12, 2013

Method for manufacturing a circuit board structure

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,581,109
App. No.
11/917,737
Granted
Nov 12, 2013
Kind
B2
Abstract

The present publication discloses a method for manufacturing a circuit-board structure. In the method, a conductor layer is made, which comprises a conductor foil and a conductor pattern on the surface of the conductor foil. A component is attached to the conductor layer and at least some conductor material of the conductor layer is removed from outside the conductor pattern.

Claims (30)

1. Method for manufacturing a circuit-board structure including a component having contact areas, the method comprising

making a conductor layer, which comprises a conductor foil and a conductor pattern on the surface of the conductor foil,

making contact openings or recesses, before attaching the component to the conductor layer, at least in the conductor pattern of the conductor layer, the positions of which contact openings or recesses correspond to locations of the contact areas of the component,

aligning the component relative to the conductor pattern and the contact openings or recesses,

attaching the component by gluing to the conductor layer,

after gluing the component to the conductor layer, filling or surfacing the contact openings or recesses with a filling conductor material, and

removing at least some conductor material of the conductor layer from outside the conductor pattern.

2. Method according to claim 1 , wherein the thickness of the conductor layer made is greater at the location of the conductor pattern than outside the conductor pattern.

3. Method according to claim 1 , wherein during the removing, the thickness of the conductor layer at the location of the conductor pattern remains essentially the same.

4. Method according to claim 1 , wherein during the removing, the thickness of the conductor layer diminishes both at the location of the conductor pattern and outside the conductor pattern.

5. Method according to claim 1 , wherein the component is attached to the conductor layer on the side of the conductor pattern and the removing of the at least some of the conductor material of the conductor layer is from the direction of the conductor foil.

6. Method according to claim 1 , wherein the component is attached to the conductor foil side of the conductor layer and the removing of the at least some of the conductor material of the conductor layer is from the direction of the conductor pattern.

7. Method according to claim 1 , wherein the component is attached to the conductor layer, in such a way that electrical contacts arise between the contact areas of the component and the conductor layer.

8. Method according claim 1 , wherein electrical contacts are formed between the contact areas of the component and the conductor layer before the removing of the at least some of the conductor material of the conductor layer.

9. Method according to claim 7 , wherein the contact openings or recesses are made in the conductor layer for the electrical contacts to be formed between the contact areas of the component and the conductor layer.

10. Method according to claim 9 , wherein when the electrical contacts are being formed, the contact openings or recesses are filled or surfaced with the filling conductor material, by a process of: (a) by growing the filling conductor material in the contact openings or recesses, (b) by a surfacing method, or (c) by filling the contact openings or recesses with a conductive paste or adhesive.

11. Method according to claim 1 , wherein a via method is used in the attachment of the component, in order to make an electrical contact to the component.

12. Method according to claim 7 , wherein contact bumps are made on the surface of the conductor layer, for the electrical contacts to be created between the contact areas of the component and the conductor layer.

13. Method according to claim 7 , wherein the electrical contacts are created using at least one of (a) a thermo-compression method, (b) an ultrasonic bonding method, (c) soldering, or (d) by means of a conductive adhesive.

14. Method according to claim 1 , further comprising, after the attaching the component and before the removing at least some conductor material, making an insulator layer, which surrounds the component, on top of the conductor layer.

15. Method according to claim 1 , wherein the conductor layer is made on or attached to the surface of an insulator layer and the component is attached to a hole or recess, which is made in the insulator layer for the component.

16. Method according to claim 7 , wherein, in addition to the electrical contacts, at least one thermal contact, capable of conducting thermal energy away from the component, is made in the circuit-board structure.

17. Method according to claim 1 , wherein a patterned mask layer, which contains openings defining the conductor pattern, is formed on the surface of the conductor foil for making the conductor pattern, and the conductor pattern is made in these openings by electrolytically growing.

18. Circuit-board structure, which is manufactured using a method according to claim 1 .

19. Method for manufacturing a circuit-board structure including a component having contact areas, the method comprising

making a conductor layer, which comprises a conductor foil and a conductor pattern on the surface of the conductor foil,

making contact openings or recesses, before attaching the component to the conductor layer, at least in the conductor pattern of the conductor layer, the positions of which contact openings or recesses correspond to locations of the contact areas of the component,

attaching the component to the conductor layer,

after attaching the component to the conductor layer, filling or surfacing the contact openings or recesses with a filling conductor material, and

after attaching the component to the conductor layer, removing at least some conductor material of the conductor layer from outside the conductor pattern.

Assignments (8)
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNOR NAME PREVIOUSLY RECORDED AT REEL: 052853 FRAME: 0153. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Mar 29, 2021
From: R2 SOLUTIONS LLC
To: STARBOARD VALUE INTERMEDIATE FUND LP, AS COLLATERAL AGENT
Reel/Frame 056832/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED ON REEL 053654 FRAME 0254. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST GRANTED PURSUANT TO THE PATENT SECURITY AGREEMENT PREVIOUSLY RECORDED. Recorded Dec 30, 2020
From: STARBOARD VALUE INTERMEDIATE FUND LP
To: R2 SOLUTIONS LLC
Reel/Frame 054981/0377 →
STATEMENT REGARDING SECURITY INTEREST INCORRECTLY RECORDED AGAINST PATENTS Recorded Oct 20, 2020
From: ACACIA RESEARCH GROUP LLC; R2 SOLUTIONS LLC
To: IMBERATEK, LLC
Reel/Frame 054134/0172 →
RELEASE OF SECURITY INTEREST IN PATENTS Recorded Jul 8, 2020
From: STARBOARD VALUE INTERMEDIATE FUND LP
To: ACACIA RESEARCH GROUP LLC; AMERICAN VEHICULAR SCIENCES LLC; BONUTTI SKELETAL INNOVATIONS LLC; CELLULAR COMMUNICATIONS EQUIPMENT LLC; INNOVATIVE DISPLAY TECHNOLOGIES LLC; LIFEPORT SCIENCES LLC; LIMESTONE MEMORY SYSTEMS LLC; MOBILE ENHANCEMENT SOLUTIONS LLC; MONARCH NETWORKING SOLUTIONS LLC; NEXUS DISPLAY TECHNOLOGIES LLC; PARTHENON UNIFIED MEMORY ARCHITECTURE LLC; R2 SOLUTIONS LLC; SAINT LAWRENCE COMMUNICATIONS LLC; STINGRAY IP SOLUTIONS LLC; SUPER INTERCONNECT TECHNOLOGIES LLC; TELECONFERENCE SYSTEMS LLC; UNIFICATION TECHNOLOGIES LLC
Reel/Frame 053654/0254 →
PATENT SECURITY AGREEMENT Recorded Jun 5, 2020
From: ACACIA RESEARCH GROUP LLC; AMERICAN VEHICULAR SCIENCES LLC; BONUTTI SKELETAL INNOVATIONS LLC; CELLULAR COMMUNICATIONS EQUIPMENT LLC; INNOVATIVE DISPLAY TECHNOLOGIES LLC; LIFEPORT SCIENCES LLC; LIMESTONE MEMORY SYSTEMS LLC; MERTON ACQUISITION HOLDCO LLC; MOBILE ENHANCEMENT SOLUTIONS LLC; MONARCH NETWORKING SOLUTIONS LLC; NEXUS DISPLAY TECHNOLOGIES LLC; PARTHENON UNIFIED MEMORY ARCHITECTURE LLC; R2 SOLUTIONS LLC; SAINT LAWRENCE COMMUNICATIONS LLC; STINGRAY IP SOLUTIONS LLC; SUPER INTERCONNECT TECHNOLOGIES LLC; TELECONFERENCE SYSTEMS LLC; UNIFICATION TECHNOLOGIES LLC
To: STARBOARD VALUE INTERMEDIATE FUND LP, AS COLLATERAL AGENT
Reel/Frame 052853/0153 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 5, 2020
From: GE EMBEDDED ELECTRONICS OY
To: IMBERATEK, LLC
Reel/Frame 051730/0868 →
CHANGE OF NAME Recorded Nov 14, 2013
From: IMBERA ELECTRONICS OY
To: GE EMBEDDED ELECTRONICS OY
Reel/Frame 031635/0968 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2008
From: TUOMINEN, RISTO; PALM, PETTERI; IIHOLA, ANTTI
To: IMBERA ELECTRONICS OY
Reel/Frame 021168/0464 →