IP Library Granted Patent US 7,957,158
Granted Patent B2
US 7,957,158 · App. 11/928,782 · Granted Jun 7, 2011

Circuit device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,957,158
App. No.
11/928,782
Granted
Jun 7, 2011
Kind
B2
Abstract

A circuit device having improved packaging density is provided. A circuit device of the present invention includes: a circuit board having its surface covered with an insulating layer; conductive patterns formed on a surface of the insulating layer; circuit elements electrically connected to the conductive patterns; and leads connected to pads formed of the conductive patterns. Furthermore, a control element is fixed to an upper surface of a land part formed of a part of a lead, and a back surface of the land part is spaced apart from an upper surface of the circuit board.

Claims (25)

1. A circuit device comprising:

a circuit board;

conductive patterns formed on an upper surface of the circuit board;

circuit elements electrically connected to the conductive patterns;

leads which are electrically connected to the circuit elements, and which are drawn out to the outside; and

sealing resin covering the circuit elements, the circuit board and the conductive patterns,

wherein

a semiconductor element is mounted on an upper surface of a land part formed of a part of the lead,

a lower surface of the land part is spaced apart from the upper surface of the circuit board,

the sealing resin is made of an insulating material and fills a space between the land part and the circuit board; and

wherein the sealing resin fills the entire space between the land part and the circuit board and insulates the land part and the circuit board.

2. The circuit device according to claim 1 , wherein electrodes provided on an upper surface of the semiconductor element mounted on the land part are connected to pads formed of the conductive patterns through thin metal wires.

3. The circuit device according to claim 1 , wherein the conductive patterns are extended on the circuit board in a region below the land part.

4. The circuit device according to claim 1 , wherein the circuit element is disposed on the circuit board in a region below the land part.

5. The circuit device according to claim 1 , wherein at least a part of the conductive patterns is provided and covered with a resin film and the land part is mounted on an upper surface of the resin film.

6. The circuit device according to claim 1 , wherein

the conductive patterns are formed on an upper surface of an insulating layer which covers the upper surface of the circuit board,

a sealing resin is formed so as to cover the circuit elements and the conductive patterns, and

the insulating layer contains more fillers than the sealing resin.

7. The circuit device according to claim 1 , wherein the semiconductor element which is mounted on the land part is a control element.

8. The circuit device according to claim 1 , further comprising a second land part and a power transistor mounted on the second land part, wherein a lower surface of the second land part is attached to the upper surface of the circuit board.

9. The circuit device according to claim 1 , wherein the circuit elements include an active element.

10. The circuit device according to claim 1 , wherein the circuit elements include a passive element.

11. The circuit device according to claim 1 , wherein the circuit elements include a transistor.

12. The circuit device according to claim 1 , wherein the circuit elements include a chip.

Assignments (9)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR NAME PREVIOUSLY RECORDED AT REEL: 033813 FRAME: 0420. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jan 21, 2015
From: SYSTEM SOLUTIONS CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 034816/0510 →
CHANGE OF NAME Recorded Dec 3, 2014
From: SANYO SEMICONDUCTOR CO., LTD
To: SYSTEM SOLUTIONS CO., LTD.
Reel/Frame 034537/0044 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 24, 2014
From: SANYO SEMICONDUCTOR CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 033813/0420 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2014
From: SANYO ELECTRIC CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032836/0342 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2011
From: SANYO ELECTRIC CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 026594/0385 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 28, 2008
From: TAKAKUSAKI, SADAMICHI; SAKAMOTO, NORIAKI; MINO, KATSUYOSHI
To: SANYO ELECTRIC CO., LTD.; SANYO SEMICONDUCTOR CO., LTD.
Reel/Frame 020427/0515 →