Apparatus and methods for multi-gate silicon-on-insulator transistors
View Patent ↗An integrated circuit (IC) includes mechanisms for adjusting or setting the gate bias of one gate of one or more multi-gate transistors. The IC includes a gate bias generator. The gate bias generator is configured to set gate bias of one gate of the one or more multi-gate transistors within the IC. More specifically, the gate bias generator sets the gate bias of the transistor(s) so as to trade off performance and power consumption of the transistor(s).
1. A method of configuring a programmable logic device (PLD) to implement an electronic circuit, the method comprising:
mapping the electronic circuit to functional resources within the programmable logic device (PLD) to generate a design to be implemented by the programmable logic device (PLD);
identifying at least one critical circuit path in the design to be implemented by the programmable logic device (PLD); and
programming a gate bias level of at least one multi-gate transistor in the at least one critical circuit path.
2. The method according to claim 1 , wherein programming a gate bias level of the at least one transistor further comprises programming a configuration memory (CRAM) of the programmable logic device (PLD).
3. The method according to claim 2 , wherein programming a gate bias level of the at least one transistor changes a threshold voltage of the transistor.
4. The method according to claim 1 , further comprising disabling unused functional resources within the programmable logic device (PLD).
5. The method according to claim 1 , wherein programming a gate bias level of at least one transistor further comprises setting the gate bias level so as to avoid thermal runaway in the at least one transistor.
6. The method according to claim 1 , wherein programming a gate bias level of the at least one transistor further comprises setting the gate bias level so as to trade off performance and power consumption of the at least one transistor.
7. The method according to claim 6 , wherein setting the gate bias level so as to trade off performance and power consumption of the at least one transistor further comprises optimizing the tradeoff between the performance and power consumption of the at least one transistor.
8. The method according to claim 1 , wherein the at least one transistor comprises a semiconductor-on-insulator (SOI) transistor.
9. The method according to claim 8 , wherein the at least one transistor comprises a fully depleted semiconductor-on-insulator (SOI) transistor.