IP Library Granted Patent US 7,961,485
Granted Patent B2
US 7,961,485 · App. 11/954,546 · Granted Jun 14, 2011

Method of forming a PWM controller and structure therefor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,961,485
App. No.
11/954,546
Granted
Jun 14, 2011
Kind
B2
Abstract

In one embodiment, a PWM controller is configured to inhibit forming a drive signal responsively to an overload sense signal having a value that is no greater than a first value for a first time interval and to form a first duration of the first time interval responsively to the overload sense signal.

Claims (25)

1. A PWM controller comprising:

a first circuit configured to provide a drive signal used to regulate a value of an output voltage to a desired value;

a second circuit operably coupled to receive a feedback signal that is representative of the value of the output voltage; and

a third circuit operably coupled to receive the feedback signal and to disable the drive signal responsively to the output voltage remaining no greater than a first value for a first time interval wherein the third circuit forms the first time interval to be inversely proportional to power supplied to a load, the third circuit configured to initiate forming the first time interval responsively to the output voltage being no greater than the first value, the third circuit also configured to form a fixed time interval responsively to the first value of the output voltage and to disable the drive signal responsively to first time interval being no less than the fixed time interval.

2. The PWM controller of claim 1 wherein the third circuit is configured to use the output voltage to form a first duration of the first time interval to be proportional to the value of the output voltage.

3. The PWM controller of claim 1 wherein the third circuit is configured to charge a capacitor at a rate that is proportional to the value of the output voltage.

4. The PWM controller of claim 1 wherein the third circuit includes a first digital time circuit including a digital timer that uses a clock to digitally form the first time interval.

5. The PWM controller of claim 1 wherein the third circuit includes a comparator coupled to compare the feedback signal to a reference signal that is representative of the first value.

6. The PWM controller of claim 1 wherein the third circuit includes a variable current source configured to form a current to charge a capacitor wherein the third circuit is configured to vary a value of the current proportional to the power supplied to the load.

7. The PWM controller of claim 6 wherein the third circuit is configured to form the current to charge the capacitor responsively to the first value of the output voltage; and

further including a second timer configured to form the fixed time interval.

8. A method of forming a PWM controller comprising:

configuring the PWM controller to form a drive signal used to regulate an output voltage to a desired value; and

configuring the PWM controller to inhibit forming the drive signal responsively to the output voltage having a value that is no greater than a first value for a first time interval and to form a first duration of the first time interval proportional to a value of the output voltage and also including configuring the PWM controller to initiate forming a fixed time interval responsively to the first value of the output voltage and to disable the drive signal responsively to the first time interval being no less than the fixed time interval.

9. The method of claim 8 wherein configuring the PWM controller to inhibit forming the drive signal includes configuring the PWM controller to form the first duration of the first time interval inversely proportional to an overload sense signal.

10. The method of claim 9 further including configuring the PWM controller to initiate forming the first time interval responsively to the first value of the output voltage.

11. The method of claim 8 further including configuring the PWM controller to initiate forming the fixed time interval responsively to the first value of the output voltage.

12. The method of claim 8 wherein configuring the PWM controller to inhibit forming the drive signal includes configuring the PWM controller to inhibit forming the drive signal responsively to the output voltage.

13. The method of claim 8 wherein configuring the PWM controller to inhibit forming the drive signal includes configuring the PWM controller to vary the first time interval inversely proportional to a value of an overload sense signal.

14. A method of forming a PWM controller comprising:

configuring the PWM controller to form a drive signal used to regulate an output voltage to a desired value; and

configuring the PWM controller to inhibit forming the drive signal responsively to the output voltage having a value that remains no greater than a first value for a first time interval and to form a first duration of the first time interval inversely proportional to a value of power supplied to a load and also including configuring the PWM controller to form a fixed time interval responsively to the first value of the output voltage and to disable the drive signal responsively to the first time interval being no less than the fixed time interval.

15. The method of claim 14 further including configuring the PWM controller to limit the first time interval to a maximum value.

16. The method of claim 15 further including configuring the PWM controller to inhibit the drive signal responsively to the first time interval becoming the maximum value.

17. The method of claim 14 wherein configuring the PWM controller to inhibit forming the drive signal includes configuring the PWM controller to vary the duration of the first time interval proportional to a value of the output voltage.

Assignments (2)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →