IP Library Granted Patent US 7,932,580
Granted Patent B2
US 7,932,580 · App. 11/961,516 · Granted Apr 26, 2011

Semiconductor device and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,932,580
App. No.
11/961,516
Granted
Apr 26, 2011
Kind
B2
Abstract

In the substrate and the epitaxial layer, isolation regions are formed to divide the substrate and the epitaxial layer into a plurality of element formation regions. Each of the isolation regions is formed by connecting first and second P type buried diffusion layers with a P type diffusion layer. By disposing the second P type buried diffusion layer between the first P type buried diffusion layer and the P type diffusion layer, a lateral diffusion width of the first P type buried diffusion layer is reduced. This structure allows a formation region of the isolation region to be reduced in size.

Claims (16)

1. A semiconductor device comprising:

a one-conductivity-type semiconductor substrate; an opposite-conductivity-type epitaxial layer formed on the semiconductor substrate; and

a one-conductivity-type isolation region which divides the epitaxial layer into a plurality of element formation regions, wherein:

the isolation region is formed by connecting a first one-conductivity-type buried diffusion layer formed across the semiconductor substrate and the epitaxial layer, a second one-conductivity-type buried diffusion layer formed in the epitaxial layer and a first one-conductivity-type diffusion layer formed in the epitaxial layer with each other,

the first one-conductivity-type buried diffusion layer and the first one-conductivity-type diffusion layer partially overlap with each other in the epitaxial layer,

an impurity concentration peak of the first one-conductivity-type buried diffusion layer is positioned closer to the substrate than a center of the epitaxial layer, and

an impurity concentration peak of the second one-conductivity-type buried diffusion layer and an impurity concentration peak of the first one-conductivity-type diffusion layer are positioned closer to the surface of the epitaxial layer than the center of the epitaxial layer.

2. The semiconductor device according to claim 1 , wherein

the second one-conductivity-type buried diffusion layer has the impurity concentration peak positioned closer to the surface of the epitaxial layer than the overlapping region of the first one-conductivity-type buried diffusion layer and the first one-conductivity-type diffusion layer, and

the second one-conductivity-type buried diffusion layer is formed so as to overlap with the first one-conductivity-type buried diffusion layer and the first one-conductivity-type diffusion layer, thus including the overlapping region.

3. The semiconductor device according to one of claims 1 and 2 , wherein

a bipolar transistor is formed in one of the element formation regions and an opposite-conductivity-type diffusion layer is formed between the isolation region and a second one-conductivity-type diffusion layer as a base region of the bipolar transistor, and

the second one-conductivity-type buried diffusion layer forms a junction region with the opposite-conductivity-type diffusion layer.

4. The semiconductor device according to claim 3 , wherein

the opposite-conductivity-type diffusion layer is disposed so as to surround the second one-conductivity-type diffusion layer, and

the junction region is formed across a formation region of the opposite-conductivity-type diffusion layer.

Assignments (7)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR NAME PREVIOUSLY RECORDED AT REEL: 033813 FRAME: 0420. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jan 21, 2015
From: SYSTEM SOLUTIONS CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 034816/0510 →
CHANGE OF NAME Recorded Dec 3, 2014
From: SANYO SEMICONDUCTOR CO., LTD
To: SYSTEM SOLUTIONS CO., LTD.
Reel/Frame 034537/0044 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 24, 2014
From: SANYO SEMICONDUCTOR CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 033813/0420 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2014
From: SANYO ELECTRIC CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032836/0342 →