IP Library Granted Patent US 7,904,865
Granted Patent B2
US 7,904,865 · App. 12/018,422 · Granted Mar 8, 2011

Placement driven routing

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,904,865
App. No.
12/018,422
Granted
Mar 8, 2011
Kind
B2
Abstract

A method placing items routing wiring pursuant to integrated circuit specifications to create an integrated circuit design. Once the initially placed design is legalized, rather that just starting wiring routing, the method identifies books in the integrated circuit design which contain blocked items. The method allows the routing process to be paused temporarily, and for the items to be moved to a certain extent. This movement process is controlled (limited according to signal power output by the associated books) so that the timing of the integrated circuit design is not affected by any such “mid-routing” movement. If the books do not have any blocked items, the process continues to route wires between the items and the books. If at any point before or during the routing of the wires it is found that the books do have blocked items, the process pauses the routing of the wires and performs any number of different processes to solve the blocked item situation (unblock the blocked items).

Claims (25)

1. A method of placing items and routing wiring pursuant to integrated circuit specifications, said method comprising:

placing and positioning said items to create an integrated circuit design, wherein said integrated circuit design comprises books, wherein said books comprise a group of items previously positioned within a book area, and wherein said books are stored in integrated circuit design libraries and are generic to a plurality of different integrated circuit designs;

legalizing placement of said items within said integrated circuit design by checking positions of said items against rules and moving items that violate said rules;

identifying ones of said books in said integrated circuit design which contain blocked items that have pins blocked by wires;

if said books do not have said blocked items, routing wires between said items and said books and periodically checking whether said routing of said wires creates additional blocked items;

if said books do have said blocked items:

pausing said routing of said wires; and

repositioning ones of said books that have said blocked items in a controlled process that limits movement of said books according to a signal output power of said books;

iteratively repeating said legalizing of said placement, said identifying of said books that contain blocked items, said routing of said wires, said pausing of said routing, and said repositioning of said books until said routing of said wires is complete, to produce a finalized integrated circuit design; and

outputting said modified integrated circuit design.

2. The method according to claim 1 , further comprising, after said repositioning of said books, checking routing utilization of said wires.

3. The method according to claim 1 , further comprising, before said outputting of said modified integrated circuit design, adding buffers, rerouting open nets, adding N-well books, and adding redundant vias.

4. A method of placing items and routing wiring pursuant to integrated circuit specifications, said method comprising:

placing and positioning said items to create an integrated circuit design, wherein said integrated circuit design comprises books, wherein said books comprise a group of items previously positioned within a book area, and wherein said books are stored in integrated circuit design libraries and are generic to a plurality of different integrated circuit designs;

legalizing placement of said items within said integrated circuit design by checking positions of said items against rules and moving items that violate said rules;

identifying ones of said books in said integrated circuit design which contain blocked items that have pins blocked by wires;

if said books do not have said blocked items, routing wires between said items and said books and periodically checking whether said routing of said wires creates additional blocked items;

if said books do have said blocked items:

pausing said routing of said wires;

repositioning ones of said books that have said blocked items in a controlled process that limits movement of said books according to a signal output power of said books; and

spreading out said books that have said blocked items by increasing said book area to a larger book area and spreading out said items within said larger book area, wherein said increasing of said book area comprises a controlled process that limits a size of said larger book area according to said signal output power of said books;

iteratively repeating said legalizing of said placement, said identifying of said books that contain blocked items, said routing of said wires, said pausing of said routing, said repositioning of said books, and said spreading out of said books, until said routing of said wires is complete, to produce a finalized integrated circuit design; and

outputting said modified integrated circuit design.

5. The method according to claim 4 , further comprising, after said repositioning of said books, checking routing utilization of said wires.

6. The method according to claim 4 , further comprising, before said outputting of said modified integrated circuit design, adding buffers, rerouting open nets, adding N-well books, and adding redundant vias.

Assignments (3)
MERGER AND CHANGE OF NAME Recorded Jun 18, 2021
From: MENTOR GRAPHICS CORPORATION; SIEMENS INDUSTRY SOFTWARE INC.
To: SIEMENS INDUSTRY SOFTWARE INC.
Reel/Frame 057261/0545 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2013
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: MENTOR GRAPHICS CORPORATION
Reel/Frame 029733/0156 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 23, 2008
From: YIFRACH, SHAUL; BAR-JOSHUA, MICHAEL; TSACHI, ITAMAR; YEGER, BOAZ
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 020402/0129 →