IP Library Granted Patent US 7,813,197
Granted Patent B2
US 7,813,197 · App. 12/027,068 · Granted Oct 12, 2010

Write circuit of memory device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,813,197
App. No.
12/027,068
Granted
Oct 12, 2010
Kind
B2
Abstract

A write circuit of a semiconductor memory device includes a global data input/output (I/O) line; an amplifying block for receiving and amplifying write data and transmitting the amplified write data as global data onto the global data I/O line; and a control block for comparing the write data with the global data to thereby disable the amplifying block when the write data and the global data have substantially the same data value.

Claims (18)

1. A method for driving a semiconductor memory device that includes an amplifying and driving device for receiving and amplifying write data and outputting global data to a data line, comprising:

comparing the write data with the global data based on a comparison enable signal which is activated in a test mode;

disabling the amplifying and driving device when the write data and the global data have the same data value; and

enabling the amplifying and driving device when the data values of the write data and the global data are substantially different from each other,

wherein, according to a result of the comparison, one of the disabling and enabling of the amplifying and driving device is selected and the selected one is performed in synchronization with a clock signal.

2. The method for driving the semiconductor memory device as recited in claim 1 , further comprising:

prefetching input data transferred via a data pad to output prefetched data during a write operation; and

receiving the prefetched data and outputting the received data as the write data in response to a column address and a burst type set by a mode register.

3. A method for driving a semiconductor memory device that includes an amplifying and driving device for receiving and amplifying write data and outputting global data to a data line, comprising:

comparing the write data with the global data based on a comparison enable signal which is activated according to a fuse option;

disabling the amplifying and driving device when the write data and the global data have the same data value; and

enabling the amplifying and driving device when the data values of the write data and the global data are substantially different from each other,

wherein, according to a result of the comparison, one of the disabling and enabling of the amplifying and driving device is selected and the selected one is performed in synchronization with a clock signal.

4. A method for driving a semiconductor memory device that includes an amplifying and driving device for receiving and amplifying write data and outputting global data to a data line, comprising:

comparing the write data with the global data based on a comparison enable signal which is activated according to a fuse option in a test mode;

disabling the amplifying and driving device when the write data and the global data have the same data value; and

enabling the amplifying and driving device when the data values of the write data and the global data are substantially different from each other,

wherein, according to a result of the comparison, one of the disabling and enabling of the amplifying and driving device is selected and the selected one is performed in synchronization with a clock signal.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE IS HYNIX SEMICONDUCTOR INC. NOT HYNIX-SEMICONDUCTOR INC. THERE IS NO HYPHEN IN THE NAME. PREVIOUSLY RECORDED ON REEL 67328 FRAME 814. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded May 14, 2024
From: HYNIX SEMICONDUCTOR INC.
To: SK HYNIX INC.
Reel/Frame 067412/0482 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 9, 2024
From: SK HYNIX INC.
To: MIMIRIP LLC
Reel/Frame 067369/0832 →
CHANGE OF NAME Recorded May 6, 2024
From: HYNIX-SEMICONDUCTOR INC.
To: SK HYNIX INC.
Reel/Frame 067328/0814 →