Methods and apparatus for operating a digital communications interface

1. An integrated circuit, comprising:

at least two track-and-hold devices, each comprising at least one signal input, at least one signal output, and at least one clock input; and

at least one slicer device comprising at least two signal inputs, at least one signal output, and at least one clock input,

wherein signal outputs of a first and second track-and-hold device of the at least two track-and-hold devices are coupled to respective signal inputs of the at least one slicer device, and

wherein the first track-and-hold device and the first slicer device receive a first clock input to receive a first clock signal, and the second track-and-hold device receives a second clock signal, the first and second clock signals being correlated to each other with a predetermined phase.

2. The integrated circuit according to claim 1 , wherein said slicer device comprises a sense-amplifier.

3. The integrated circuit according to claim 1 , wherein said slicer device is configured to generate an output signal proportional to a difference of the output signals of said first and second track-and-hold devices.

4. The integrated circuit according to claim 1 , wherein said track-and-hold devices comprise a current source configured to adjust output signals of said track-and-hold devices by a predetermined factor.

5. The integrated circuit according to claim 1 , wherein said slicer device is configured to generate an output signal comprising a sum of products, each product being determined by a first predefined value and a difference of the least two input signals.

6. The integrated circuit according to claim 1 , wherein any of said signal inputs or said signal outputs are configured to receive and/or send differential signals.

7. The integrated circuit according to claim 1 , wherein said any one of the at least two track-and-hold devices comprises a first switch for coupling and decoupling the at least one signal input from a second switch, said first switch being controlled by one of said first and second clock signals and said second switch being controlled by the at least one signal input and being configured to couple and decouple a voltage source to the at least one signal output said track-and-hold device.

8. The integrated circuit according to claim 7 , wherein any of said first switch or said second switch comprises a field effect transistor.

9. The integrated circuit according to claim 8 , wherein the gate capacity of said second switch is configured to store a voltage level from said input signal.

10. The integrated circuit according to claim 1 , said slicer devices and said track-and-hold devices are integrated on a single silicon die.

11. A method for receiving a digital signal, comprising:

providing at least one input signal to at least two track-and-hold devices;

coupling signal outputs of a first and second track-and-hold device of the at least two track-and-hold devices to respective signal inputs of at least one slicer device;

providing a first clock signal of at least two clock signals to the first track-and-hold device and the slicer device;

providing a second clock signal of the at least two clock signals to the second track-and-hold device, the first and second clock signals being correlated to each other with a predetermined phase; and

generating a signal representing at least a portion of the received digital signal at an output of said at least one slicer device.

12. The method according to claim 11 , wherein the output signal is proportional to a difference of at least two input signals received by the at least one slicer device.

13. The method according to claim 11 , wherein the output signal comprises a sum of a predetermined value and a difference of the at least two input signals of the at least one slicer device.

14. The method according to claim 11 , wherein any of said input signals, said output signal and said clock signal are provided as differential signals.

15. The method according to claim 11 , wherein an input signal of said slicer device is generated by any one of the at least two track-and-hold devices by:

providing a first field effect transistor of said track-and-hold device to either couple or decouple a voltage source to at least one signal output of said track-and-hold device;

controlling the first field effect transistor using the at least one input signal; and

breaking a connection of said at least one input signal to the first field effect transistor using a second field effect transistor, said second field effect transistor being controlled by one of the at least two clock signals.

16. An integrated circuit, comprising:

at least one first input configured to receive at least one input signal and at least a first clock input and a second clock input configured to receive a first clock signal and a second clock signal respectively, the first and second clock signals being correlated to each other with a predetermined phase;

at most four track-and-hold devices, each comprising at least one signal input, at least one signal output, and at least one clock input; and

at most four slicer devices, each comprising at least two signal inputs, at least one signal output, and at least one clock input,

wherein signal outputs of a first and second track-and-hold device are coupled to respective signal inputs of a first slicer device,

wherein the first track-and-hold device and the first slicer device are coupled to the first clock input to receive the first clock signal, and the second track-and-hold device is coupled to the second clock input to receive the second clock signal, and

wherein said slicer devices comprise a sense-amplifier.

17. The integrated circuit according to claim 16 , wherein said slicer devices are configured to generate an output signal proportional to a difference of the output signals of said first and second track-and-hold devices.

18. The integrated circuit according to claim 16 , wherein said track-and-hold devices comprise a current source configured to adjust output signals of said track-and-hold devices by a predetermined factor.

19. The integrated circuit according to claim 16 , wherein said slicer device is configured to generate an output signal comprising a sum of products, each product being determined by a first predefined value and a difference of two input signals selected from a plurality of input signals.

20. The integrated circuit according to claim 16 , wherein any of said signal inputs or said signal outputs are configured to receive and/or send differential signals.

21. A method for receiving a digital signal, comprising:

providing at least one input signal;

providing at least two clock signals being correlated to each other with a predetermined phase;

providing said at least one input signal to at most four track-and-hold devices;

coupling an output of a first and second track-and-hold device to respective signal inputs of one slicer device;

providing a first clock signal to the first track-and-hold device and the slicer device;

providing a second clock signal to the second track-and-hold device; and

generating a signal representing at least a portion of the received digital signal at an output of said slicer device, wherein the output signal is proportional to a difference of at least two input signals received by the slicer device.

22. The method according to claim 21 , wherein the output signal comprises a sum of a predetermined value and a difference of two input signals selected from a plurality of input signals.

23. The method according to claim 21 , wherein any of said input signals, said output signal and said clock signal are provided as differential signals.