IP Library Granted Patent US 7,706,111
Granted Patent B2
US 7,706,111 · App. 12/055,248 · Granted Apr 27, 2010

Motor lock detection circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,706,111
App. No.
12/055,248
Granted
Apr 27, 2010
Kind
B2
Abstract

A motor lock detection circuit for detecting lock of a motor, comprising: a binarizing circuit to binarize a signal, obtained from the motor, having a frequency corresponding to rotation speed of the motor, to generate a binary signal; an edge detecting circuit to generate an edge detection signal when detecting an edge of the binary signal; a first counter to count based on a first counter clock, be reset according to the edge detection signal generated by the edge detecting circuit, and generate a count signal when counting for a first count period longer than an interval between edges of the binary signal; and a second counter to count based on a second counter clock, be reset according to the count signal, and generate a motor lock detection signal indicative of detection of lock of the motor when counting for a second count period longer than the first count period.

Claims (14)

1. A motor lock detection circuit for detecting lock of a motor, comprising:

a binarizing circuit configured to binarize a signal, obtained from the motor, having a frequency corresponding to rotation speed of the motor, to generate a binary signal;

an edge detecting circuit configured to generate an edge detection signal when detecting an edge of the binary signal;

a first counter configured to count based on a first counter clock, be reset according to the edge detection signal generated by the edge detecting circuit, and generate a count signal when counting for a first count period longer than an interval between edges of the binary signal; and

a second counter configured to count based on a second counter clock, be reset according to the count signal, and generate a motor lock detection signal indicative of detection of lock of the motor when counting for a second count period longer than the first count period.

2. The motor lock detection circuit of claim 1 , further comprising

a third counter configured to count based on a third counter clock, be reset according to the motor lock detection signal, and generate a reset signal when counting for a third count period, wherein

the second counter is reset when the reset signal is generated.

3. The motor lock detection circuit of claim 1 , wherein

the motor includes

a sensorless motor including drive coils of multiple phases, energization being switched for the drive coils every time the count signal is generated when starting the sensorless motor.

4. The motor lock detection circuit of claim 3 , comprising:

a first oscillator configured to output the first counter clock having a first frequency by charging and discharging a capacitance element; and

a second oscillator configured to output the second counter clock and the third counter clock, each having a second frequency higher than the first frequency.

Assignments (9)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR NAME PREVIOUSLY RECORDED AT REEL: 033813 FRAME: 0420. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jan 21, 2015
From: SYSTEM SOLUTIONS CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 034816/0510 →
CHANGE OF NAME Recorded Dec 3, 2014
From: SANYO SEMICONDUCTOR CO., LTD
To: SYSTEM SOLUTIONS CO., LTD.
Reel/Frame 034537/0044 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 24, 2014
From: SANYO SEMICONDUCTOR CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 033813/0420 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2014
From: SANYO ELECTRIC CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032836/0342 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2011
From: SANYO ELECTRIC CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 026594/0385 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 23, 2008
From: SHIMAZAKI, TSUTOMU; SUZUKI, SHUNJI
To: SANYO ELECTRIC CO., LTD.; SANYO SEMICONDUCTOR CO., LTD.
Reel/Frame 021278/0474 →