IP Library Granted Patent US 7,825,610
Granted Patent B2
US 7,825,610 · App. 12/056,237 · Granted Nov 2, 2010

LED driver with dynamic power management

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,825,610
App. No.
12/056,237
Granted
Nov 2, 2010
Kind
B2
Abstract

Power management in a light emitting diode (LED) system having a plurality of LED strings is disclosed. A voltage source provides an output voltage to drive the LED strings. An LED driver monitors the tail voltages of the active LED strings to identify the minimum, or lowest, tail voltage and adjusts the output voltage of the voltage source based on the lowest tail voltage. The LED driver can adjust the output voltage so as to maintain the lowest tail voltage at or near a predetermined threshold voltage so as to ensure that the output voltage is sufficient to properly drive each active LED string with a regulated current in view of pulse width modulation (PWM) performance requirements without excessive power consumption.

Claims (78)

1. A method comprising:

providing, for a first duration, a first voltage to a head end of each of a plurality of light emitting diode (LED) strings, each LED string having a corresponding tail voltage in response to the first voltage;

determining a first minimum tail voltage of the plurality of LED strings for the first duration;

generating a first code value based on the first minimum tail voltage;

generating a second code value based on a comparison of the first code value to a third code value;

generating a second voltage based on the second code value; and

providing, for a second duration subsequent to the first duration, a third voltage to the head end of each of the plurality of LED strings, the third voltage based on the first voltage and the second voltage.

2. The method of claim 1 , further comprising:

determining a second minimum tail voltage of the plurality of LED strings for the second duration; and

providing, for a third duration subsequent to the second duration, a fourth voltage to the head end of each of the plurality of LED strings, the fourth voltage based on the third voltage and the second minimum tail voltage.

3. The method of claim 1 , wherein providing the second voltage comprises:

determining a relationship between the first minimum tail voltage and a predetermined threshold voltage; and

adjusting the first voltage based on the relationship to generate the third voltage.

4. The method of claim 3 , wherein adjusting the first voltage based on the relationship to generate the third voltage comprises:

increasing the first voltage to generate the third voltage in response to determining the first minimum tail voltage is less than the predetermined threshold voltage; and

decreasing the first voltage to generate the third voltage in response to determining the first minimum tail voltage is greater than the predetermined threshold voltage.

5. The method of claim 1 , further comprising:

determining a fourth voltage representative of the first voltage; and

adjusting the first voltage based on a comparison of the second voltage and the fourth voltage to generate the third voltage.

6. The method of claim 5 , wherein adjusting the first voltage comprises:

increasing the first voltage to generate the third voltage in response to determining the fourth voltage is greater than the second voltage; and

decreasing the first voltage to generate the third voltage in response to determining the fourth voltage is less than the second voltage.

7. The method of claim 5 , wherein:

determining the fourth voltage comprises determining the fourth voltage from the first voltage using a voltage divider comprising a first resistor and a second resistor;

generating the second voltage comprises converting the second code value to the second voltage using an digital-to-analog converter (DAC); and

generating the second code value comprises generating the second code value based on a sum of the first code value and an offset value, the offset value based on a resistance of the first resistor, a resistance of the second resistor, and a gain of the DAC.

8. The method of claim 1 , wherein generating the first code value based on the first minimum tail voltage comprises:

determining a minimum tail voltage of the plurality of LED strings at each corresponding point in time of the first duration;

generating a sequence of code values, each code value representative of the minimum tail voltage at the corresponding point in time of the first duration; and

determining the first code value as the minimum code value of the sequence of code values.

9. The method of claim 1 , wherein generating the first code value based on the first minimum tail voltage comprises:

generating a signal representing a minimum tail voltage of the plurality of LED strings at each corresponding point in time of the first duration;

determining a minimum voltage of the signal for the first duration; and

generating the first code value based on the minimum voltage of the signal.

10. The method of claim 1 , wherein generating the first code value based on the first minimum tail voltage comprises:

for each point in time of a sequence of points in time of the first duration:

for each LED string of the plurality of LED strings, sampling the corresponding tail voltage at the point in time to generate a sampled tail voltage for the LED string;

determining the minimum sampled tail voltage of the sampled tail voltages for the point in time; and

converting the minimum sampled tail voltage for the point in time to a corresponding code value of a plurality of code values; and

determining a minimum code value of the plurality of code values as the first code value.

11. The method of claim 1 , wherein generating the first code value based on the first minimum tail voltage comprises:

for each LED string of the plurality of LED strings, generating a sequence of code values based on a tail voltage of the LED string at corresponding points of time of the first duration;

determining a minimum code value of the sequences of code values of the LED strings of the plurality of LED strings as the first code value.

12. The method of claim 1 , wherein the third code value represents a predetermined threshold voltage for tail voltages of the plurality of LED strings.

13. A system comprising:

a voltage source configured to provide an adjustable output voltage to a head end of each of a plurality of light emitting diode (LED) strings;

a LED driver comprising:

a plurality of tail inputs, each tail input configured to couple to a tail end of a corresponding one of the plurality of LED strings; and

a feedback controller coupled to the plurality of tail inputs and comprising:

a code generation module configured to determine a minimum tail voltage of the plurality of LED strings for a first duration and to convert the minimum tail voltage to a first code value;

a code processing module configured to generate a second code value based on the first code value;

an digital-to-analog converter (DAC) configured to generate a regulation voltage based on the second code value; and

an error amplifier configured to adjust a control signal based on a comparison of the regulation voltage to a feedback voltage representative of the output voltage, wherein the voltage source is configured to adjust the output voltage for a second duration subsequent to the first duration based on the control signal.

14. The system of claim 13 , wherein the feedback controller is configured to:

determine a relationship between the minimum tail voltage and a threshold voltage; and

control the voltage source to adjust the output voltage based on the relationship.

15. The system of claim 14 , wherein the feedback controller is configured to:

control the voltage source to increase the output voltage in response to determining the minimum tail voltage is less than the threshold voltage; and

control the voltage source to decrease the output voltage in response to determining the minimum tail voltage is greater than the threshold voltage.

16. The system of claim 13 , wherein:

the feedback voltage comprises a voltage-divided representation of the output voltage using a voltage divider having a first resistor and a second resistor; and

the code processing module is configured to generate the second code value based on a sum of the first code value and an offset value, the offset value based on a gain of the DAC, a resistance of the first resistor, and a resistance of the second resistor.

17. The system of claim 13 , wherein the code generation module comprises:

an analog string select module configured to generate a signal representing the minimum tail voltage of a first subset of the plurality of LED strings at each corresponding point in time of the first duration;

an analog-to-digital converter (ADC) configured to generate a sequence of code values based on the signal, each code value representative of a voltage of the signal at a corresponding point in time of the first duration; and

a digital minimum detect module configured to determine the first code value as the minimum code value of the sequence of code values.

18. The system of claim 13 , wherein the code generation module comprises:

an analog string select module configured to generate a signal representing the lowest tail voltage of a first subset of the plurality of LED strings at each corresponding point in time of the first duration;

an analog minimum voltage detect module configured to determine the minimum voltage of the signal; and

an analog-to-digital converter (ADC) configured to convert the minimum voltage of the signal to the first code value.

19. The system of claim 13 , wherein the code generation module comprises:

a plurality of sample-and-hold (S/H) circuits, each S/H circuit configured to sample a tail voltage of a corresponding one of the plurality of LED strings at each point in time of a sequence of points in time of the first duration;

a S/H select module configured to select the minimum tail voltage of a first subset of the plurality of LED strings from the plurality of S/H circuits at each point in time to generate a sequence of minimum sampled voltages;

an analog-to-digital converter (ADC) configured to generate a sequence of code values based on the sequence of minimum sampled voltages; and

a digital minimum detect module configured to select the minimum code value of the sequence of code values as the first code value.

20. The system of claim 13 , wherein the code generation module comprises:

a plurality of analog-to-digital converters (ADCs), each ADC configured to generate a sequence of code values based on a tail voltage of a corresponding one of a first subset of the plurality of LED strings over the first duration; and

a digital minimum detect module configured to select the minimum code value of the sequences of code values from the plurality of ADCs as the first code value.

Assignments (31)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE LISTED CHANGE OF NAME SHOULD BE MERGER AND CHANGE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0180. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Recorded Jan 12, 2017
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 041354/0148 →
CHANGE OF NAME Recorded Nov 8, 2016
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 040652/0180 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0688 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0143 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SECURITY AGREEMENT Recorded May 13, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 024397/0001 →
SECURITY AGREEMENT Recorded Mar 15, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A.
Reel/Frame 024085/0001 →
SECURITY AGREEMENT Recorded Jul 7, 2008
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A.
Reel/Frame 021194/0593 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 27, 2008
From: ZHAO, BIN; CORNISH, JACK W.; HORNG, BRIAN B.; LEE, VICTOR K.; KAMEYA, ANDREW M.
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 020711/0188 →