IP Library Granted Patent US 7,943,054
Granted Patent B2
US 7,943,054 · App. 12/076,822 · Granted May 17, 2011

Method for manufacturing semiconductor integrated circuit device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,943,054
App. No.
12/076,822
Granted
May 17, 2011
Kind
B2
Abstract

Cracks are generated in a resist film part used to form an opening part in a photoreceptor part, whereby etching is performed as far as the inter-layer insulating film in unintended portions. In order to prevent this, the resist pattern used as an etching mask is formed in a shape that disperses the stress. The stress is generated because the resist is hardened by post baking after having been exposed and developed. In order to disperse the stress, the opening part of the resist pattern is formed in a planar shape that has no corners.

Claims (17)

1. A method for manufacturing a semiconductor integrated circuit device, comprising:

forming an inter-layer insulating film on a semiconductor substrate containing a photoreceptor part;

coating the inter-layer insulating film with a resist;

forming the resist into a resist pattern;

hardening the resist pattern; and

etching the inter-layer insulating film by using the resist pattern as a mask; wherein

an opening part having a planar shape that is devoid of corners is formed in the resist pattern on top of the photoreceptor part.

2. A method for manufacturing a semiconductor integrated circuit device, comprising:

forming on a semiconductor substrate having a photoreceptor part a wiring structure that is disposed on an edge of the photoreceptor part, and that surrounds the photoreceptor part in a planar shape that has corner parts;

forming an inter-layer insulating film on the semiconductor substrate and wiring structure;

coating a surface of the inter-layer insulating film with a resist;

forming the resist into a resist pattern;

hardening the resist pattern; and

etching the inter-layer insulating film by using the resist pattern as a mask; wherein

an opening part having a planar shape in which the portions corresponding to the corner parts are chamfered is formed in the resist pattern in an area surrounded by the wiring structure.

3. The method for manufacturing a semiconductor integrated circuit according to claim 2 , wherein the planar shape of the opening part is a polygonal shape that has eight or more sides.

4. The method for manufacturing a semiconductor integrated circuit device according to claim 2 , wherein the portions corresponding to the corner parts of the opening part are formed in the shape of a circular arc.

Assignments (9)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR NAME PREVIOUSLY RECORDED AT REEL: 033813 FRAME: 0420. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jan 21, 2015
From: SYSTEM SOLUTIONS CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 034816/0510 →
CHANGE OF NAME Recorded Dec 3, 2014
From: SANYO SEMICONDUCTOR CO., LTD
To: SYSTEM SOLUTIONS CO., LTD.
Reel/Frame 034537/0044 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 24, 2014
From: SANYO SEMICONDUCTOR CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 033813/0420 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2014
From: SANYO ELECTRIC CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032836/0342 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2011
From: SANYO ELECTRIC CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 026594/0385 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 29, 2008
From: NISHIWAKI, TOMOHIRO; KANEKO, KAZUSHIGE; YAMADA, TETSUYA; NOMURA, YOJI
To: SANYO ELECTRIC CO., LTD.; SANYO SEMICONDUCTOR CO., LTD.
Reel/Frame 020883/0551 →