IP Library Granted Patent US 8,410,577
Granted Patent B2
US 8,410,577 · App. 12/103,857 · Granted Apr 2, 2013

Semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,410,577
App. No.
12/103,857
Granted
Apr 2, 2013
Kind
B2
Abstract

The invention provides a semiconductor device which has a capacitor element therein to achieve size reduction of the device, the capacitor element having larger capacitance than conventional. A semiconductor integrated circuit and pad electrodes are formed on the front surface of a semiconductor substrate. A second insulation film is formed on the side and back surfaces of the semiconductor substrate, and a capacitor electrode is formed between the back surface of the semiconductor substrate and the second insulation film, contacting the back surface of the semiconductor substrate. The second insulation film is covered by wiring layers electrically connected to the pad electrodes, and the wiring layers and the capacitor electrode overlap with the second insulation film being interposed therebetween. Thus, the capacitor electrode, the second insulation film and the wiring layers form capacitors.

Claims (28)

1. A semiconductor device comprising:

a semiconductor substrate;

a semiconductor integrated circuit formed on a front surface of the semiconductor substrate;

a pad electrode disposed on the side of the front surface so as to be electrically connected to the semiconductor integrated circuit, the pad electrode having a top surface and a bottom surface opposite from the top surface, the pad electrode being disposed on the side of the front surface of the semiconductor substrate so that the bottom surface is closer to the front surface of the semiconductor substrate than the top surface;

a capacitor electrode disposed on a back surface of the semiconductor substrate;

an insulation film disposed on the capacitor electrode; and

a wiring layer disposed on the insulation film and physically in direct contact with the bottom surface of the pad electrode,

wherein the capacitor electrode, the insulation film and the wiring layer are configured to form a capacitor, and

the capacitor electrode, the insulation film and the wiring layer extend from the back surface of the semiconductor substrate to a side surface of the semiconductor substrate so that the extended portions of the capacitor electrode, the insulation film and the wiring layer form an additional capacitance to the capacitor.

2. The semiconductor device of claim 1 , further comprising a supporting body attached to the semiconductor substrate.

3. The semiconductor device of claim 1 , wherein the capacitor electrode and the semiconductor substrate are configured to receive a reference voltage.

4. The semiconductor device of claim 1 , further comprising a front surface insulating film disposed on the front surface of the semiconductor substrate, wherein the pad electrode is disposed on the front surface insulating film.

5. A semiconductor device comprising:

a semiconductor substrate;

a semiconductor integrated circuit formed on a front surface of the semiconductor substrate;

a pad electrode disposed on the side of the front surface so as to be electrically connected to the semiconductor integrated circuit;

a first capacitor electrode disposed on a back surface of the semiconductor substrate;

a first insulation film disposed on the first capacitor electrode;

a second capacitor electrode disposed on the first insulation film;

a second insulation film disposed on the second capacitor electrode;

a wiring layer disposed on the second insulation film and electrically connected to the pad electrode,

wherein the first capacitor electrode, the first insulation film, the second capacitor electrode, the second insulation film and the wiring layer form on the back surface of the semiconductor substrate a stack of three conducting layers and two insulation layers,

the wiring layer is electrically connected to the second capacitor electrode through an opening formed in the second insulation film, and

the first capacitor electrode, the first insulation film and the second capacitor electrode are configured to form a capacitor.

6. The semiconductor device of claim 5 , wherein the semiconductor substrate has a via hole penetrating the semiconductor substrate, and the first insulation film and the wiring layer extend from the back surface of the semiconductor substrate into the via hole.

7. The semiconductor device of claim 5 , further comprising a supporting body attached to the semiconductor substrate.

8. The semiconductor device of claim 5 , wherein the capacitor electrode and the semiconductor substrate are configured to receive a reference voltage.

9. The semiconductor device of claim 5 , further comprising a front surface insulating film disposed on the front surface of the semiconductor substrate, wherein the pad electrode is disposed on the front surface insulating film.

Assignments (9)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR NAME PREVIOUSLY RECORDED AT REEL: 033813 FRAME: 0420. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jan 21, 2015
From: SYSTEM SOLUTIONS CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 034816/0510 →
CHANGE OF NAME Recorded Dec 3, 2014
From: SANYO SEMICONDUCTOR CO., LTD
To: SYSTEM SOLUTIONS CO., LTD.
Reel/Frame 034537/0044 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 24, 2014
From: SANYO SEMICONDUCTOR CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 033813/0420 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2014
From: SANYO ELECTRIC CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032836/0342 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2011
From: SANYO ELECTRIC CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 026594/0385 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2008
From: HORIKOSHI, KATSU; UCHIYAMA, HISAYOSHI; NOMA, TAKASHI; SEKI, YOSHINORI; YAMADA, HIROSHI; ISHIBE, SHINZO; SHINOGI, HIROYUKI
To: SANYO ELECTRIC CO., LTD.; SANYO SEMICONDUCTOR CO., LTD.
Reel/Frame 021173/0022 →