IP Library Granted Patent US 9,437,424
Granted Patent B2
US 9,437,424 · App. 12/123,664 · Granted Sep 6, 2016

High mobility power metal-oxide semiconductor field-effect transistors

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,437,424
App. No.
12/123,664
Granted
Sep 6, 2016
Kind
B2
Abstract

High mobility P-channel power metal oxide semiconductor field effect transistors. In accordance with an embodiment of the present invention, a power MOSFET is fabricated such that the holes flow in an inversion/accumulation channel, which is along the (110) crystalline plane, or equivalents, and the current flow is in the [110] direction, or equivalents, when a negative potential is applied to the gate with respect to the source. The enhanced channel mobility of holes leads to a reduction of the channel portion of the on-state resistance, thereby advantageously reducing total “on”resistance of the device.

Claims (13)

1. A method comprising:

utilizing a silicon wafer having a surface orientation in a direction;

etching a trench in a (110) plane of said wafer, wherein said etching comprises etching a plurality of perpendicular trenches bounded by (100) planes;

forming first and second source regions adjacent to and parallel to each long edge of said trench; and

forming a gate structure in said trench between said first and second source regions.

2. The method of claim 1 wherein said plurality of perpendicular trenches form closed cells.

3. A trench MOSFET comprising:

a silicon wafer including a surface orientation in a direction;

a trench formed in said silicon wafer in a (110) plane;

a plurality of perpendicular trenches bounded by (110) planes;

first and second source regions adjacent to and parallel to each long edge of said trench; and

a gate structure in said trench between said first and second source regions.

4. The trench MOSFET of claim 3 wherein said plurality of perpendicular trenches form closed cells.

Assignments (3)
RELEASE OF SECURITY INTEREST Recorded Jul 17, 2019
From: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
To: VISHAY DALE ELECTRONICS, INC.; DALE ELECTRONICS, INC.; VISHAY INTERTECHNOLOGY, INC.; SILICONIX INCORPORATED; VISHAY SPRAGUE, INC.; VISHAY TECHNO COMPONENTS, LLC; VISHAY EFI, INC.; VISHAY VITRAMON, INC.; SPRAGUE ELECTRIC COMPANY
Reel/Frame 049826/0312 →
SECURITY INTEREST Recorded Jun 12, 2019
From: VISHAY DALE ELECTRONICS, INC.; DALE ELECTRONICS, INC.; VISHAY DALE ELECTRONICS, LLC; VISHAY-DALE, INC.; VISHAY INTERTECHNOLOGY, INC.; SILICONIX INCORPORATED; VISHAY-SILICONIX, INC.; VISHAY-SILICONIX; VISHAY SPRAGUE, INC.; VISHAY EFI, INC.; SPRAGUE ELECTRIC COMPANY; VISHAY GENERAL SEMICONDUCTOR, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 049440/0876 →
SECURITY AGREEMENT Recorded Jan 21, 2011
From: VISHAY INTERTECHNOLOGY, INC.; VISHAY DALE ELECTRONICS, INC.; SILICONIX INCORPORATED; VISHAY SPRAGUE, INC.
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 025675/0001 →