IP Library Granted Patent US 8,304,663
Granted Patent B2
US 8,304,663 · App. 12/155,151 · Granted Nov 6, 2012

Wiring board and manufacturing method thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,304,663
App. No.
12/155,151
Granted
Nov 6, 2012
Kind
B2
Abstract

In a wiring board, insulation layers and wiring conductors are alternately laminated, and a plurality of strip-shaped wiring conductors for connecting semiconductor elements are arranged side by side on the outermost insulation layer. Each of the wiring conductors partly has a connection pad to which the electrode terminals of the semiconductor elements are connected by flip-chip bonding. In the wiring board, a solder resist layer is deposited over the outermost insulation layer and the strip-shaped wiring conductors so as to have slit-shaped openings for exposing the upper surfaces of the connection pads. The solder resist layer fills up the space between the connection pads adjacent to each other and exposed within the slit-shaped openings.

Claims (8)

1. A wiring board comprising:

alternately laminated insulation layers and wiring conductors;

a plurality of strip-shaped wiring conductors for connecting semiconductor elements, arranged side by side on an outermost insulation layer, which is at a top side of the wiring board, each wiring conductor partly having a connection pad to which electrode terminals of one of the semiconductor elements are connected by flip-chip bonding; and

a solder resist layer deposited over the outermost insulation layer and the strip-shaped wiring conductors so as to have slit-shaped openings for exposing upper surfaces of the connection pads, wherein

the solder resist layer fills up a space between the connection pads adjacent to each other and exposed within the slit-shaped openings.

2. The wiring board according to claim 1 , wherein a width of each of the connection pads is 25 μm or less, and the space between the adjacent connection pads is 25 μm or less.

3. The wiring board according to claim 1 , further having, on the outermost insulation layer, a plurality of side-by-side arranged wiring conductors having connection portions to which electrode terminals of another one of the semiconductor elements are connected by either one of a solder ball connection and a wire bond connection, the connection portions being independently exposed from the openings of the solder resist layer, wherein the plurality of strip-shaped conductors having the connection pads and the wiring conductors having connection portions are disposed on a same side of the outermost insulation layer.

4. The wiring board according to claim 2 , further having, on the outermost insulation layer, a plurality of side-by-side arranged wiring conductors having connection portions to which electrode terminals of another one of the semiconductor elements are connected by either one of a solder ball connection and a wire bond connection, the connection portions being independently exposed from the openings of the solder resist layer, wherein the plurality of strip-shaped conductors having the connection pads and the wiring conductors having connection portions are disposed on a same side of the outermost insulation layer.

Assignments (3)
MERGER Recorded Apr 21, 2017
From: KYOCERA CIRCUIT SOLUTIONS, INC.
To: KYOCERA CORPORATION
Reel/Frame 042522/0699 →
CHANGE OF NAME Recorded Aug 13, 2015
From: KYOCERA SLC TECHNOLOGIES CORPORATION
To: KYOCERA CIRCUIT SOLUTIONS, INC.
Reel/Frame 036344/0749 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 2, 2008
From: OHSUMI, KOHICHI
To: KYOCERA SLC TECHNOLOGIES CORPORATION
Reel/Frame 021620/0658 →