IP Library Granted Patent US 7,897,959
Granted Patent B2
US 7,897,959 · App. 12/173,335 · Granted Mar 1, 2011

Phase change memory device having a word line contact

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,897,959
App. No.
12/173,335
Granted
Mar 1, 2011
Kind
B2
Abstract

A phase change memory device having a word line contact includes an N+ base layer formed in a surface of a semiconductor substrate. A word line is formed over the N+ base layer. The word line contact is formed to connect the N+ base layer to the word line. The word line contact includes a first contact plug, a barrier layer formed on the first contact plug, and a second contact plug formed on the barrier layer coaxially with the first contact plug. The barrier layer prevents unwanted etching of the first contact plug when the second contact plug is being formed.

Claims (24)

1. A phase change memory device having a semiconductor substrate with an N+ base layer formed in a surface thereof, the phase change memory device comprising:

a first insulation layer formed on the semiconductor substrate including the N+ base layer;

a cell switching element formed in the first insulation layer and comprising a vertical PN diode;

a second insulation layer formed on the first insulation layer to cover the cell switching element;

a heater formed in the second insulation layer and contacting the cell switching element;

a first contact plug extending through the first and second insulation layers and contacting the N+ base layer, wherein the first contact plug has a recess formed in an upper end portion thereof;

a barrier layer formed in the recess of the first contact plug;

a stack structure comprising a phase change layer and a top electrode formed on a portion of the second insulation layer and the heater;

a third insulation layer formed on the second insulation layer to cover the top electrode, the phase change layer, and the barrier layer of the first contact plug;

a bit line formed on the third insulation layer and contacting the top electrode;

a fourth insulation layer formed on the third insulation layer to cover the bit line;

a second contact plug extending through the third and fourth insulation layers and sharing a common axis with the first contact plug, wherein the first contact plug and the second contact plug form a word line contact; and

a word line formed on the fourth insulation layer, wherein the word line contact electrically connects the word line to the N+ base layer.

2. The phase change memory device according to claim 1 , wherein the first contact plug is formed in a first contact hole extending through the first and second insulation layers and exposing the N+ base layer, wherein the first contact plug comprises:

a first diffusion barrier formed on a surface of the first contact hole excluding an upper end portion of the first contact hole; and

a first contact hole filling conductive layer formed on the first diffusion barrier to fill the first contact hole, wherein the recess is formed in the upper end portion of the conductive layer.

3. The phase change memory device according to claim 2 , wherein the first diffusion barrier comprises at least one of Ti and TiN.

4. The phase change memory device according to claim 2 , wherein the first contact hole filling conductive layer comprises any one of Si, W, Al, and Cu.

5. The phase change memory device according to claim 1 , wherein the barrier layer comprises any one of TiN, WN and TiAIN.

6. The phase change memory device according to claim 1 , wherein the second contact plug is formed in a second contact hole extending through the third and fourth insulation layers and exposing the barrier layer, wherein the second contact plug comprises:

a second diffusion barrier formed on a surface of the second contact hole; and

a second contact hole filling conductive layer formed on the second diffusion barrier to fill the second contact hole.

7. The phase change memory device according to claim 6 , wherein the second diffusion barrier comprises at least one of Ti and TiN.

8. The phase change memory device according to claim 6 , wherein the second contact hole filling conductive layer comprises any one of Si, W, Al and Cu.

Assignments (4)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE IS HYNIX SEMICONDUCTOR INC. NOT HYNIX-SEMICONDUCTOR INC. THERE IS NO HYPHEN IN THE NAME. PREVIOUSLY RECORDED ON REEL 67328 FRAME 814. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded May 14, 2024
From: HYNIX SEMICONDUCTOR INC.
To: SK HYNIX INC.
Reel/Frame 067412/0482 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 9, 2024
From: SK HYNIX INC.
To: MIMIRIP LLC
Reel/Frame 067369/0832 →
CHANGE OF NAME Recorded May 6, 2024
From: HYNIX-SEMICONDUCTOR INC.
To: SK HYNIX INC.
Reel/Frame 067328/0814 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 15, 2008
From: CHANG, HEON YONG
To: HYNIX SEMICONDUCTOR INC.
Reel/Frame 021238/0473 →