IP Library Granted Patent US 8,402,258
Granted Patent B2
US 8,402,258 · App. 12/179,632 · Granted Mar 19, 2013

Debug message generation using a selected address type

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,402,258
App. No.
12/179,632
Granted
Mar 19, 2013
Kind
B2
Abstract

A method for generating a debug message includes receiving a translated address and an untranslated address associated with a same processor operation, determining a value of one or more control indicators, selecting the translated address or the untranslated address as a selected address based on the value of the one or more control indicators, and creating a debug message using at least a portion of the selected address.

Claims (33)

1. A method for generating a debug message, the method comprising:

receiving a translated address and an untranslated address associated with a same processor operation;

setting a value of one or more control indicators based on whether the translated address or the untranslated address is to be used for creating a program trace debug message and whether the translated address or the untranslated address is to be used for creating a data trace debug message;

based on the value of the one or more control indicators, selecting the translated address or the untranslated address as a selected address; and

creating a debug message using at least a portion of the selected address, wherein the debug message includes a field indicating whether the untranslated address or the translated address is selected for the debug message.

2. The method of claim 1 , wherein the creating the debug message comprises including the at least a portion of the selected address in the debug message.

3. The method of claim 1 , wherein the creating the debug message comprises:

compressing the at least a portion of the selected address to form a compressed selected address; and

including at least a portion of the compressed selected address in the debug message.

4. The method of claim 1 , further comprising:

executing the software program.

5. The method of claim 4 , wherein the type of the software program is a user type or a non-user type.

6. The method of claim 1 , wherein the untranslated address comprises a virtual address and the translated address comprises a physical address.

7. The method of claim 1 , wherein the setting the value of the one or more control indicators comprises setting a value of the first control indicator when performing a program trace and setting a value of the second control indicator when performing a data trace.

8. The method of claim 7 , wherein the debug message is a program trace debug message when performing the program trace and the debug message is a data trace debug message when performing the data trace.

9. A method for debugging a software program, the method comprising:

determining a set of control indicators;

when the control indicators are in a first state, using an untranslated address associated with a first processor operation performed during execution of the software program rather than a translated address associated with the first processor operation to create a first debug message, and including a field in the first debug message indicating whether the untranslated address or the translated address is selected for the first debug message; and

when the control indicators are in a second state, using a translated address associated with a second processor operation performed during execution of the software program rather than an untranslated address associated with the second processor operation to create a second debug message, and including a field in the second debug message indicating whether the untranslated address or the translated address is selected for the second debug message.

10. The method of claim 9 , wherein the first type is characterized as one of a user program type or a non-user program type and the second type is characterized as another one of the user program type or the non-user program type.

11. The method of claim 10 , wherein the first type is characterized as a user program type and the second type is characterized as a non-user program type.

12. The method of claim 9 , further comprising:

based on determining whether the software program is the first type or the second type, setting a value of a control indicator indicating whether untranslated or translated addresses are to be used for creating debug messages.

13. The method of claim 9 , further comprising:

using the second debug message to generate a program listing corresponding to the software program.

14. The method of claim 9 , wherein when the software program is the first type, the first debug message includes at least a portion of the untranslated address associated with the first processor operation or at least a portion of a compressed version of the untranslated address associated with the first processor operation, and when the software program is the second type, the second debug message includes at least a portion of the translated address associated with the second processor operation or at least a portion of a compressed version of the translated address associated with the second processor operation.

15. A data processing system, comprising:

processor circuitry which performs a plurality of processor operations, each of the plurality of processor operations having an associated untranslated address;

address translation logic which translates the associated untranslated address to a translated address, such that each of the plurality of processor operations has an associated translated address; and

debug circuitry which sets a value of a control indicator, and generates debug messages corresponding to each of at least a subset of the plurality of processor operations, wherein each debug message is generated using an untranslated address associated with a corresponding processor operation of the at least a subset of the plurality of processor operations when the control indicator has the first value and a translated address associated with the corresponding processor operation of the at least a subset of the plurality of processor operations when the control indicator has the second value, different from the first value, wherein each debug message includes a field indicating whether the untranslated address or the translated address is selected for that debug message.

16. The data processing system of claim 15 , wherein, for each debug message, the debug circuitry includes at least a portion of a compressed version of the untranslated address when the control indicator has the first value and at least a portion of a compressed version of the translated address when the control indicator has a second value.

17. The data processing system of claim 16 , wherein, for each debug message, the debug circuitry further includes an indicator field indicating whether that debug message includes the at least a portion of the compressed version of the untranslated address or the at least a portion of the compressed version of the translated address.

18. The data processing system of claim 15 , wherein the debug circuitry generates a program listing based on information from the field, in each debug message, indicating whether the untranslated address or the translated address is selected for that debug message.

Assignments (22)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040632 FRAME: 0001. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Recorded Sep 21, 2017
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 044209/0047 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
CHANGE OF NAME Recorded Nov 8, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: NXP USA, INC.
Reel/Frame 040632/0001 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0757 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0143 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SECURITY AGREEMENT Recorded May 13, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 024397/0001 →
SECURITY AGREEMENT Recorded Mar 15, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A.
Reel/Frame 024085/0001 →
SECURITY AGREEMENT Recorded Dec 9, 2008
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A.
Reel/Frame 021936/0772 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 28, 2008
From: MOYER, WILLIAM C.
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 021299/0935 →