IP Library Granted Patent US 7,821,104
Granted Patent B2
US 7,821,104 · App. 12/201,623 · Granted Oct 26, 2010

Package device having crack arrest feature and method of forming

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,821,104
App. No.
12/201,623
Granted
Oct 26, 2010
Kind
B2
Abstract

A package device has a package substrate, a semiconductor die on the package substrate, and a molding compound on the package substrate and over the semiconductor die. The semiconductor die has a last passivation layer, an active circuit region in an internal portion of the die, an edge seal region along a periphery of the die, and a structure over the edge seal region extending above the last passivation layer, covered by the molding compound, and comprising a polymer material. The structure may extend at least five microns above the last passivation layer. The structure stops cracks in the molding compound from reaching the active circuit region. The cracks, if not stopped, can reach wire bonds in the active region and cause them to fail.

Claims (39)

1. A packaged device, comprising:

a package substrate;

a semiconductor die on the package substrate, and

a molding compound on the package substrate and over the semiconductor die;

wherein the semiconductor die has:

a last passivation layer;

an active circuit region in an internal portion of the semiconductor die;

an edge seal region along a periphery of the semiconductor die; and

a structure over the edge seal region extending above the last passivation layer, covered by the molding compound, and comprising a polymer material.

2. The packaged device of claim 1 , wherein:

the polymer material has an interface with the molding compound; and

the interface comprises direct contact between the molding compound and the polymer material.

3. The packaged device of claim 1 , wherein the structure surrounds the active circuit region.

4. The packaged device of claim 1 , wherein the semiconductor die further comprises a dicing crack stop region under the structure.

5. The packaged device of claim 4 , wherein the semiconductor die further comprises a moisture barrier between the dicing crack stop region and the active circuit region.

6. The packaged device of claim 1 , wherein the semiconductor die further comprises an underlying passivation layer under the last passivation layer.

7. The packaged device of claim 1 , wherein the molding compound has a lower concentration of filler near a first corner of the semiconductor die than a second corner of the semiconductor die and wherein the structure is along the periphery at the first corner of the semiconductor die.

8. The packaged device of claim 1 , further comprising a plurality of wires electrically connecting the package substrate to the semiconductor die, wherein the plurality of wires has a density of at least 20 wires per millimeter at the semiconductor die.

9. The packaged device of claim 1 , wherein the structure comprises one of a group consisting of polyimide and benzocyclobutene and is a means for preventing cracks that occur in the molding compound from extending into the active circuit region.

10. The packaged device of claim 1 , wherein the structure extends at least five microns above the last passivation layer.

11. A packaged device, comprising:

a package substrate;

a semiconductor die on the package substrate; and

a molding compound on the package substrate and over the semiconductor die;

wherein the semiconductor die has:

a last passivation layer;

an active circuit region in an internal portion of the semiconductor die;

an edge seal region around a periphery of the semiconductor die; and

a structure over the edge seal region, covered by the molding compound, and extending above the last passivation layer by at least five microns.

12. The packaged device of claim 11 , wherein the structure surrounds the active circuit region.

13. The packaged device of claim 11 , wherein the semiconductor die further comprises a dicing crack stop region under the structure.

14. The packaged device of claim 13 , wherein the semiconductor die further comprises a moisture barrier between the dicing crack stop region and the active circuit region.

15. The packaged device of claim 11 , wherein the structure comprises a polymer material comprising one of a group consisting of polyimide and benzocyclobutene.

16. The packaged device of claim 15 , wherein:

the polymer material has an interface with the molding compound; and

the interface comprises direct contact between the molding compound and the polymer material.

17. The packaged device of claim 16 , wherein the molding compound comprises an epoxy resin and a filler, wherein the filler comprises particles of silicon dioxide.

18. The packaged device of claim 17 , wherein the molding compound has a lower concentration of silicon dioxide near a first corner of the semiconductor die than a second corner of the semiconductor die and wherein the structure is along the periphery at the first corner of the semiconductor die.

19. The packaged device of claim 11 , further comprising a plurality of wires electrically connecting the package substrate to the semiconductor die, wherein the plurality of wires has a density of at least 20 wires per millimeter at the semiconductor die.

Assignments (16)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040632 FRAME: 0001. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Recorded Sep 21, 2017
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 044209/0047 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
CHANGE OF NAME Recorded Nov 8, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: NXP USA, INC.
Reel/Frame 040632/0001 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0757 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →