IP Library Granted Patent US 7,822,061
Granted Patent B2
US 7,822,061 · App. 12/267,188 · Granted Oct 26, 2010

Method and system for power control of fibre channel switches

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,822,061
App. No.
12/267,188
Granted
Oct 26, 2010
Kind
B2
Abstract

A method and system for controlling power consumption in a fiber channel switch element having a plurality of ports and plural links to communicate over a network is provided. The switch element includes, a power control module that is used to provide power to only active ports after firmware of fiber channel switch element determines the active ports. The method includes, determining active ports of the fiber channel switch element, after all the ports are shut down in a known state; and providing power to only the active ports. All ports are powered up during fiber channel switch element reset and then powered down (except a common port) so that the ports are shut down in a known state.

Claims (26)

1. A method for controlling power consumption in a switch element having a plurality of ports for transmitting and receiving network information, comprising:

(a) powering up the plurality of ports for a duration during the switch element initialization so that if the plurality of ports are shut down, they are shut down in a known state;

(b) shutting down all the ports in the known state, except a control port of the switch element;

(c) determining active ports of the switch element, after all the ports are shut down in the known state; and

(d) providing power to only the active ports to receive and transmit network information.

2. The method of claim 1 , wherein the plurality of ports are powered up during a reset operation.

3. The method of claim 1 , wherein firmware for the switch element determines the active ports.

4. The method of claim 3 , wherein the firmware writes to a control register in a power control module to selectively turn on power to the active ports.

5. The method of claim 1 , wherein a counter counts the duration for which the plurality of ports are powered up and when the counter reaches a certain value, clock signals to the plurality of ports are turned off to shut down all the ports, except the control port.

6. A switch element, comprising:

a plurality of ports for receiving and sending network information over a network; and

a power control module for controlling power consumption by the plurality of ports; wherein the power control module includes:

(a) a counter that starts a count when the plurality of ports are all powered up for a duration during a reset operation, causing the plurality of ports to be in a known state;

(b) logic for turning off power to the plurality of ports except a control port, after the counter reaches a maximum value; wherein the plurality of ports are shut down in a known state; and

(c) a control register which is written by firmware of the switch element to provide power only to active ports, after the plurality of ports are shut down.

7. The switch element of claim 6 , wherein a clock generator generates a clock signal for powering up during the reset operation.

8. The switch element of claim 6 , wherein the clock signal is turned off after the counter reaches the maximum value and then turned on when the firmware writes to the control register.

9. A system, comprising:

a switch element coupled to at least another network device; wherein the switch elements includes:

a plurality of ports for receiving and sending network information over a network; and

a power control module for controlling power consumption by the plurality of ports; wherein the power control module includes:

(a) a counter that starts a count when the plurality of ports are powered up for a duration during a reset operation, which causes the plurality of ports to be in a known state;

(b) logic for turning off power to the plurality of ports except a control port, after the counter reaches a maximum value; wherein the plurality of ports are shut down in a known state; and

(c) a control register which is written by firmware of the switch element to provide power only to active ports, after the plurality of ports are shut down.

10. The system of claim 9 , wherein a clock generator generates a clock signal for powering up the plurality of ports during the reset operation.

11. The system of claim 10 , wherein the clock signal is turned off after the counter reaches the maximum value and then turned on when the firmware writes to the control register.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2020
From: CAVIUM INTERNATIONAL
To: MARVELL ASIA PTE, LTD.
Reel/Frame 053179/0320 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 17, 2020
From: CAVIUM, LLC
To: CAVIUM INTERNATIONAL
Reel/Frame 051948/0807 →
CHANGE OF NAME Recorded Oct 8, 2018
From: CAVIUM, INC.
To: CAVIUM, LLC
Reel/Frame 047205/0953 →
RELEASE OF SECURITY INTEREST Recorded Jul 6, 2018
From: JP MORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: CAVIUM, INC; CAVIUM NETWORKS LLC; QLOGIC CORPORATION
Reel/Frame 046496/0001 →
MERGER Recorded Oct 18, 2017
From: QLOGIC CORPORATION
To: CAVIUM, INC.
Reel/Frame 044812/0504 →
SECURITY AGREEMENT Recorded Mar 1, 2017
From: QLOGIC CORPORATION
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 041854/0119 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 25, 2010
From: DROPPS, FRANK R.; COMP, CHARLES M.
To: QLOGIC, CORPORATION
Reel/Frame 024887/0578 →