IP Library Granted Patent US 8,000,129
Granted Patent B2
US 8,000,129 · App. 12/339,696 · Granted Aug 16, 2011

Field-emitter-based memory array with phase-change storage devices

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,000,129
App. No.
12/339,696
Granted
Aug 16, 2011
Kind
B2
Abstract

Embodiments of the present invention include systems and methods for three-terminal field-emitter triode devices, and memory arrays utilizing the same. In other embodiments, the field-emitter devices include a volume-change material, capable of changing a measurable electrical property of the devices, and/or three-dimensional memory arrays of the same.

Claims (34)

1. An electronic device comprising:

a substrate comprising a dielectric material;

a plurality of recesses disposed within the substrate;

a bottom conductor disposed at a bottom portion of each recess;

a top conductor disposed at a top portion of each recess and electrically connected to an emitter disposed within each recess; and

a middle conductor disposed in a middle portion of at least one recess, the middle conductor separated from the emitter by a gap.

2. The electronic device of claim 1 wherein the bottom conductor comprises a plurality of generally parallel bottom conductive elements, the top conductor comprises a plurality of generally parallel top conductive elements, and the top conductors are substantially non-parallel to the bottom conductors.

3. The electronic device of claim 1 further comprising a coating over at least a portion of the bottom conductor, the coating comprising at least one of a high work-function material or a phase-change material.

4. The electronic device of claim 1 wherein the substrate comprises silicon dioxide, the bottom conductor comprises tungsten or gold, each emitter comprises molybdenum, and the top conductor comprises tungsten or gold.

5. A method for forming an electronic device, the method comprising:

forming a plurality of generally parallel bottom conductors on a substrate;

forming a layered structure over the plurality of bottom conductors, the layered structure comprising a middle conductor;

forming a plurality of recesses in the layered structure, thereby exposing a portion of a bottom conductor in each recess;

forming an emitter material within each recess; and

forming a plurality of generally parallel top conductors over the plurality of recesses, the top conductors being substantially non-parallel to the bottom conductors,

wherein the emitter material, a bottom conductor, and a top conductor forms a field emitter within each recess.

6. The method of claim 5 wherein the field emitter is a diode or a triode.

7. The method of claim 5 wherein a first field emitter is a diode and a second field emitter is a triode.

8. The method of claim 5 wherein a first field emitter has four or more terminals.

9. The method of claim 5 wherein the layered structure comprises or consists essentially of a dielectric film.

10. The method of claim 5 further comprising:

before forming the emitter material within each recess, forming a spacer material proximate an inner surface of each recess; and

after forming the emitter material within each recess, removing the spacer material from each recess.

11. The method of claim 10 wherein the layered structure comprises silicon dioxide, the spacer material comprises silicon nitride, each bottom conductor comprises at least one of tungsten and gold, the emitter material comprises molybdenum, and each top conductor comprises at least one of tungsten and gold.

12. The method of claim 10 further comprising, before forming the plurality of top conductors, removing portions of the spacer material and the emitter material disposed over the layered structure between the recesses.

13. The method of claim 12 wherein portions of the spacer material and the emitter material are removed by planarization.

14. The method of claim 5 , wherein forming the layered structure comprises:

forming a first dielectric film over the plurality of bottom conductors;

forming the middle conductor over the first dielectric film; and

forming a second dielectric film over the middle conductor and the first dielectric film.

15. The method of claim 14 wherein at least one recess intersects the middle conductor.

16. The method of claim 15 wherein at least one recess intersects only the first and second dielectric films.

17. The method of claim 5 further comprising encapsulating the plurality of recesses.

18. The method of claim 5 further comprising a coating disposed above at least one bottom conductor, the coating comprising at least one of a high work-function material and a phase-change material.

Assignments (11)
RELEASE OF SECURITY INTEREST AT REEL 039389 FRAME 0684 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 058965/0535 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 24, 2018
From: HGST, INC.
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 046939/0587 →
RELEASE OF SECURITY INTEREST Recorded Aug 16, 2016
From: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
To: HGST, INC.
Reel/Frame 039689/0950 →
SECURITY AGREEMENT Recorded Jul 19, 2016
From: HGST, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 039389/0684 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NAME AND ADDRESS OF THE ASSIGNEE PREVIOUSLY RECORDED ON REEL 035748 FRAME 0909. ASSIGNOR(S) HEREBY CONFIRMS THE NAME AND ADDRESS OF THE ASSIGNEE SI HGST, INC.,3403 YERBA BUENA ROAD,SAN JOSE, CA 95135. Recorded Jun 2, 2015
From: CONTOUR SEMICONDUCTOR, INC.
To: HGST, INC.
Reel/Frame 035831/0594 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 21, 2015
From: CONTOUR SEMICONDUCTOR, INC.
To: HGST NETHERLANDS B.V.
Reel/Frame 035748/0909 →
RELEASE OF SECURITY INTEREST Recorded May 20, 2015
From: AMERICAN CAPITAL, LTD.; STILL RIVER FUND III, LIMITED PARTNERSHIP; SARAH G. KURZON 2001 REVOCABLE TRUST; OVONYX, INC.; PERRIN, DONALD; RUNNING DEER FOUNDATION; RUNNING DEER TRUST
To: CONTOUR SEMICONDUCTOR, INC.
Reel/Frame 035749/0956 →
RELEASE OF SECURITY INTEREST Recorded May 15, 2015
From: AMERICAN CAPITAL, LTD.; STILL RIVER FUND III, LIMITED PARTNERSHIP; SARAH G. KURZON 2001 REVOCABLE TRUST; OVONYX, INC.; PERRIN, DONALD; RUNNING DEER FOUNDATION; RUNNING DEER TRUST
To: CONTOUR SEMICONDUCTOR, INC.
Reel/Frame 035685/0571 →
RELEASE OF SECURITY INTEREST Recorded Jun 24, 2014
From: AMERICAN CAPITAL, LTD.
To: CONTOUR SEMICONDUCTOR, INC.
Reel/Frame 033225/0330 →
SECURITY INTEREST Recorded Jun 20, 2014
From: CONTOUR SEMICONDUCTOR, INC.
To: AMERICAN CAPITAL, LTD.; STILL RIVER FUND III, LIMITED PARTNERSHIP; SARAH G. KURZON 2001 REVOCABLE TRUST; OVONYX, INC.; PERRIN, DONALD; RUNNING DEER FOUNDATION; RUNNING DEER TRUST
Reel/Frame 033204/0428 →
SECURITY INTEREST Recorded May 30, 2014
From: CONTOUR SEMICONDUCTOR, INC.
To: AMERICAN CAPITAL, LTD.
Reel/Frame 033063/0617 →