IP Library Granted Patent US 8,462,818
Granted Patent B2
US 8,462,818 · App. 12/375,796 · Granted Jun 11, 2013

Method for processing CDMA signals and a device having CDMA signal capabilities

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,462,818
App. No.
12/375,796
Granted
Jun 11, 2013
Kind
B2
Abstract

A device and a method for processing CDMA compliant signals. The method includes receiving input signals; selecting, for each time interval out of multiple evenly length successive time intervals, multiple selected channel processing tasks that are scheduled to be at least partially executed during the time interval; storing input data at a first input buffer and providing data associated with at least one selected processing task from a second input buffer during even time intervals; and storing input data at the second input buffer and providing data associated with at least one selected processing task from the first input buffer during odd time intervals.

Claims (36)

1. A device for processing CDMA compliant signals, the device comprises:

an input interface;

a controller coupled to a data processing unit, to a pair of input buffers and to an output buffer; wherein the controller is adapted to:

(i) determine whether multiple channel processing tasks for at least one channel of multiple channels in a branch should start during a time interval based on a branch position and a channel start phase of the at least one channel of multiple channels in the branch;

(ii) select, during each time interval of multiple evenly length successive time intervals, the multiple channel processing tasks that should start during the time interval based on the branch position and the channel start phase from channel processing tasks that are scheduled to be at least partially executed during the time interval;

(iii) control a storage of input data at the first input buffer and a provision of data associated with the selected multiple channel processing tasks from the second input buffer during even time intervals; and

(iv) control a storage of data at the second input buffer and a provision of data associated with the selected multiple channel processing tasks from the first input buffer during odd time intervals, wherein the input data is not stored at the first input buffer and the data associated with the selected multiple channel processing tasks is not provided from the second input buffer during the odd time intervals, and wherein the data is not stored at the second input buffer and the data associated with the selected multiple channel processing tasks is not provided from the first input buffer during odd time intervals during the even time intervals.

2. The device according to claim 1 wherein the controller is adapted to compare between at least one boundary of a time interval and branch and channel start and stop conditions.

3. The device according to claim 1 further adapted to ignore masked channel processing tasks.

4. The device according to claim 1 further adapted to indicate whether a selected channel processing tasks has been partially executed during a previous time interval.

5. The device according to claim 1 further comprising a time base generator adapted to provide a time base signal to the controller wherein the controller is adapted to define time intervals boundaries, and channel processing tasks boundaries in time base units.

6. The device according to claim 1 wherein the controller is adapted to determine a location of branch and channel data within the pair of input buffers in response to a start time of the channel processing task.

7. The device according to claim 1 further adapted to receive channel processing task updates.

8. The device according to claim 1 adapted to execute channel processing tasks during search phase and demodulation phase.

9. The device according to claim 1 adapted to execute transmitter channel processing tasks and receiver channel processing tasks.

10. The device according to claim 1 wherein the input interface is adapted to select between data representative of a transmitter symbols and received input signals.

11. A method for processing CDMA compliant signals, the method comprising:

receiving input signals;

determining whether multiple channel processing tasks for at least one channel of multiple channels in a branch should start during a time interval based a branch position and a channel start phase of the at least one channel of multiple channels in the branch;

selecting, for each time interval of multiple evenly length successive time intervals, the multiple channel processing tasks that should start during the time interval based on the branch position and the channel start phase from channel processing tasks that are scheduled to be at least partially executed during the time interval;

storing input data at a first input buffer and providing data associated with the selected multiple processing tasks from a second input buffer during even time intervals; and

storing input data at the second input buffer and providing data associated with the selected multiple processing tasks from the first input buffer during odd time intervals, wherein the input data is not stored at the first input buffer and the data associated with the selected multiple processing tasks is not provided from the second input buffer during the odd time intervals, and wherein the input data is not stored at the second input buffer and the data associated with the selected multiple processing tasks is not provided from the first input buffer during the even time intervals.

12. The method according to claim 11 wherein the selecting comprises comparing between at least one boundary of a time interval and branch and channel start and stop conditions.

13. The method according to claim 11 further comprising ignoring masked channel processing tasks.

14. The method according to claim 11 comprising executing selected channel processing tasks and wherein the executing comprises indicating whether a selected channel processing tasks has been partially executed during a certain time interval.

15. The method according to claim 11 further comprising defining time intervals boundaries and channel processing tasks boundaries in time base units.

16. The method according to claim 11 comprising executing selected channel processing tasks and wherein the executing comprises determining a location of branch and channel data within the pair of input buffers in response to a start time of the channel processing task.

17. The method according to claim 11 further comprising receiving channel processing task updates.

18. The method according to claim 11 comprising executing selected channel processing tasks wherein the executing comprises executing channel processing tasks during search phase and demodulation phase.

19. The method according to claim 11 comprising executing selected channel processing tasks, wherein the executing comprises executing transmitter channel processing tasks and receiver channel processing tasks.

20. A method for processing CDMA compliant signals, the method comprising:

receiving input signals;

determining whether multiple channel processing tasks for at least one channel of multiple channels in a branch should start during a time interval based a branch position and a channel start phase of the at least one channel of multiple channels in the branch, wherein the branch position is a time shift of a frame beginning point of the branch relative to a time base start point, and wherein the channel start phase is a time difference between a start time of the at least one channel in the branch and the frame beginning point of the branch;

selecting, during each time interval of multiple intervals, the multiple channel processing tasks that should start during the time interval based on the branch position and the channel start phase from channel processing tasks that are scheduled to be at least partially executed during the time interval, wherein the selected multiple channel processing tasks are serially executed with respect to each other during the time interval;

storing input data at a first input buffer and providing data associated with the selected multiple channel processing tasks from a second input buffer during even time intervals;

and storing input data at the second input buffer and providing data associated with the selected multiple channel processing tasks from the first input buffer during odd time intervals, wherein the input data is not stored at the first input buffer and the data associated with the selected multiple processing tasks is not provided from the second input buffer during the odd time intervals, and wherein the input data is not stored at the second input buffer and the data associated with the selected multiple processing tasks is not provided from the first input buffer during the even time intervals.

Assignments (23)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 17, 2018
From: NXP USA, INC.
To: VLSI TECHNOLOGY LLC
Reel/Frame 045084/0184 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE LISTED CHANGE OF NAME SHOULD BE MERGER AND CHANGE PREVIOUSLY RECORDED AT REEL: 040652 FRAME: 0180. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Recorded Jan 12, 2017
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 041354/0148 →
CHANGE OF NAME Recorded Nov 8, 2016
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 040652/0180 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037354/0793 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0143 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037356/0553 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SECURITY AGREEMENT Recorded May 13, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 024397/0001 →
SECURITY AGREEMENT Recorded Mar 15, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A.
Reel/Frame 024085/0001 →
SECURITY AGREEMENT Recorded May 19, 2009
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A.
Reel/Frame 022703/0405 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 2, 2009
From: ZARUBINSKY, MICHAEL; BERI, BORIS; PERLMAN, BOAZ; SMOLYANSKY, LEONID; SVERDLOV, ALEXANDER
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 022190/0836 →