IP Library Granted Patent US 8,264,090
Granted Patent B2
US 8,264,090 · App. 12/385,541 · Granted Sep 11, 2012

Semiconductor device including offset bonding pad and inspection method therefor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,264,090
App. No.
12/385,541
Granted
Sep 11, 2012
Kind
B2
Abstract

A semiconductor device includes a circuit block formed in a peripheral edge portion of a semiconductor chip, a circuit block pad formed on the circuit block providing an electrical connection for said circuit block, and a bonding pad laterally offset from the circuit block and the circuit block pad, the bonding pad being electrically connected to the circuit block pad and electrically connected to a lead frame by a bonding wire, the laterally offset bonding pad thereby functioning as a substitute wire bonding pad for the circuit block.

Claims (15)

1. A semiconductor device, comprising:

a plurality of circuit blocks, a circuit block of the plurality of circuit blocks being formed in a peripheral edge portion of a semiconductor chip;

a circuit block pad formed on the circuit block providing an electrical connection for the circuit block;

at least one fill block to fill in a gap between two adjacent circuit blocks of the plurality of circuit blocks; and

a bonding pad laterally offset from the circuit block and the circuit block pad, the bonding pad being electrically connected to the circuit block pad and serving as a bonding wire pad for the circuit block, the laterally offset bonding pad thereby functioning as a substitute wire bonding pad for the circuit block,

wherein the bonding pad is laterally offset from the circuit block pad in a direction of a nearest corner of the semiconductor chip,

wherein the corner of the semiconductor chip comprises a portion of the peripheral edge portion of the semiconductor chip wherein no circuit blocks are formed, and the laterally offset bonding pad is thereby not formed on a circuit block,

wherein the plurality of circuit blocks are formed in the peripheral edge portion of the semiconductor chip,

wherein circuit blocks of the plurality of circuit blocks not adjacent to the corner of the semiconductor chip include a circuit block pad formed thereon that does not have an associated laterally offset bonding pad, and

wherein each fill block is formed at a position farther away from a corner of the semiconductor chip than the circuit block.

2. The semiconductor device of claim 1 , further comprising a bonding wire attached to the laterally offset bonding pad.

3. The semiconductor device of claim 1 , wherein each fill block having a bonding pad thereon when a width of the fill block is sufficiently large to accommodate a bonding pad,

wherein each fill block is formed without a bonding wire attached thereto.

4. The semiconductor device of claim 3 , wherein each fill block thereby serves to maintain a substantially constant distance between respective bonding pads.

5. The semiconductor device of claim 3 , wherein the at least one fill block comprises one of an electrostatic discharge (ESD) protection element, a wire, and an input buffer for a testing signal.

Assignments (2)
CHANGE OF NAME Recorded Oct 26, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025193/0183 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 10, 2009
From: KATOU, TETSUYA
To: NEC ELECTRONICS CORPORATION
Reel/Frame 022577/0868 →