IP Library Granted Patent US 8,167,690
Granted Patent B2
US 8,167,690 · App. 12/440,003 · Granted May 1, 2012

Polishing pad

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,167,690
App. No.
12/440,003
Granted
May 1, 2012
Kind
B2
Abstract

A polishing pad of excellent durability has a polishing layer is arranged on a base material layer, and the polishing layer comprises a thermosetting polyurethane foam having roughly spherical interconnected cells with an average cell diameter of 35 to 300 μm.

Claims (11)

1. A polishing pad, comprising a polishing layer arranged on a base material layer,

the polishing layer comprising a thermosetting polyurethane foam having roughly spherical interconnected cells with an average cell diameter of 35 to 300 μm,

the thermosetting polyurethane foam comprising an isocyanate component and an active hydrogen-containing compound as raw material components, the active hydrogen-containing compound comprising 60 to 85% by weight of a high-molecular-weight polyol having a hydroxyl value of 20 to 100 mg KOH/g.

2. The polishing pad according to claim 1 , wherein the thermosetting polyurethane foam is self-adhered to the base material layer.

3. The polishing pad according to claim 1 or 2 , wherein the base material layer is a foamed plastic film containing at least one resin selected from the group consisting of polyethylene, polypropylene and polyurethane.

4. The polishing pad according to claim 1 or 2 , wherein the base material layer has a thickness of 20 to 1000 μm.

5. A method for manufacturing a semiconductor device, which comprises polishing a surface of the semiconductor wafer with the polishing pad of claim 1 or 2 .

6. A method for manufacturing a substrate for a hard disk, which comprises polishing a surface of the substrate with the polishing pad of claim 1 or 2 .

7. The polishing pad according to claim 3 , wherein the base material layer has a thickness of 20 to 1000 μm.

8. A method for manufacturing a semiconductor device, which comprises polishing a surface of the semiconductor wafer with the polishing pad of claim 4 .

9. A method for manufacturing a substrate for a hard disk, which comprises polishing a surface of the substrate with the polishing pad of claim 4 .

Assignments (6)
SECURITY INTEREST Recorded Nov 3, 2025
From: QNITY ELECTRONICS, INC.
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 073515/0243 →
SECURITY INTEREST Recorded Nov 3, 2025
From: QNITY ELECTRONICS, INC.
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 073517/0298 →
CHANGE OF NAME Recorded Oct 29, 2024
From: ROHM & HAAS ELECTRONIC MATERIALS CMP HOLDINGS INC.
To: DUPONT ELECTRONIC MATERIALS HOLDING, INC.
Reel/Frame 069274/0160 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED AT REEL: 038049 FRAME: 0904. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Mar 22, 2016
From: TOYO TIRE & RUBBER CO., LTD.
To: ROHM AND HAAS ELECTRONIC MATERIALS CMP HOLDINGS, INC.
Reel/Frame 038215/0251 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 21, 2016
From: TOYO TIRE & RUBBER CO., LTD.
To: ROHM AND HAAS ELECTRONIC MATERIALS COMP HOLDINGS, INC.
Reel/Frame 038049/0904 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 9, 2009
From: FUKUDA, TAKESHI; MARUYAMA, SATOSHI; HIROSE, JUNJI; NAKAMURA, KENJI; DOURA, MASATO
To: TOYO TIRE & RUBBER CO., LTD.
Reel/Frame 022363/0607 →