IP Library Granted Patent US 7,919,353
Granted Patent B2
US 7,919,353 · App. 12/440,864 · Granted Apr 5, 2011

Semiconductor device and manufacturing method thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,919,353
App. No.
12/440,864
Granted
Apr 5, 2011
Kind
B2
Abstract

This invention is directed to offer a technology that makes it possible to form desired bump electrodes easily when the bump electrodes are to be formed at locations lowered by a step. There is formed an isolation layer 12 to isolate each of bump electrode forming regions 11 . The isolation layer 12 is a resist layer, for example, and is formed by exposure and development processes, for example. Each of the bump electrode forming regions 11 is surrounded by the isolation layer 12 and a protection layer 10 that covers a side surface of a semiconductor substrate 2 . Then, a printing mask 16 that has openings 15 at locations corresponding to the bump electrode forming regions 11 is placed above the semiconductor substrate 2 . Next, solder 17 in paste form is applied to the printing mask 16 . Then the solder 17 is applied to a metal layer 9 by moving a squeeze 18 at a constant speed. Bump electrodes 19 are obtained by heating, melting and re-crystallizing the solder 17 after removing the printing mask 16.

Claims (25)

1. A method of manufacturing a semiconductor device, comprising:

providing a semiconductor substrate comprising a device component formed on a top surface of the semiconductor substrate;

bonding a supporting member to the top surface of the semiconductor substrate;

removing part of the semiconductor substrate to form a dent so as to expose bump electrode forming regions;

forming an isolation layer in the dent so that each of the bump electrode forming regions is surrounded in plan view of the semiconductor device by a side surface of the dent and the isolation layer, the isolation layer being foamed away from the side surface of the dent so as to leave space for the bump electrode forming regions between the isolation layer and the side surface of the dent; and

forming a bump electrode in each of the bump electrode forming regions.

2. The method of claim 1 , wherein the isolation layer comprises a resin, and the forming of the isolation layer comprises patterning of a layer made of the resin by photolithography or dispensing of a layer made of the resin.

3. The method of claim 1 , wherein the forming of the bump electrode comprises using a printing mask that has openings corresponding to the bump electrode forming regions.

4. The method of claim 1 , wherein the forming of the bump electrode comprises applying a conductive material to the bump electrode forming regions and moving a squeegee without using a printing mask.

5. The method of claim 1 , wherein the forming of the bump electrode comprises applying a conductive material to the bump electrode forming regions by a dispense method.

6. A method of manufacturing a semiconductor device, comprising:

providing a semiconductor substrate comprising a device component formed on a top surface of the semiconductor substrate;

bonding a supporting member to the top surface of the semiconductor substrate;

removing part of the supporting member to form a dent so as to expose bump electrode forming regions;

forming an isolation layer in the dent so that each of the bump electrode forming regions is surrounded in plan view of the semiconductor device by a side surface of the dent and the isolation layer, the isolation layer being formed away from the side surface of the dent so as to leave space for the bump electrode forming regions between the isolation layer and the side surface of the dent; and

forming a bump electrode in each of the bump electrode forming regions.

7. The method of claim 6 , wherein the isolation layer comprises a resin, and the forming of the isolation layer comprises patterning of a layer made of the resin by photolithography or dispensing of a layer made of the resin.

8. The method of claim 6 , wherein the forming of the bump electrode comprises using a printing mask that has openings corresponding to the bump electrode forming regions.

9. The method of claim 6 , wherein the forming of the bump electrode comprises applying a conductive material to the bump electrode forming regions and moving a squeegee without using a printing mask.

10. The method of claim 6 , wherein the forming of the bump electrode comprises applying a conductive material to the bump electrode forming regions by a dispense method.

11. A semiconductor device comprising:

a semiconductor substrate comprising a device component formed on a top surface of the semiconductor substrate;

a pad electrode electrically connected to the device component and disposed at a bottom of a dent portion;

a bump electrode formed on the pad electrode; and

an isolation layer disposed in the dent portion so that the bump electrode is surrounded in plan view of the semiconductor device by a side surface of the dent portion and the isolation layer, the isolation layer being away from the side surface of the dent so as to leave space for the bump electrode between the isolation layer and the side surface of the dent.

Assignments (7)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR NAME PREVIOUSLY RECORDED AT REEL: 032891 FRAME: 0906. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Feb 23, 2016
From: SYSTEM SOLUTIONS CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 037881/0027 →
CHANGE OF NAME Recorded Feb 19, 2016
From: SANYO SEMICONDUCTOR CO., LTD.
To: SYSTEM SOLUTIONS CO., LTD.
Reel/Frame 037773/0090 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 13, 2014
From: SANYO SEMICONDUCTOR CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032891/0906 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2014
From: SANYO ELECTRIC CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032836/0342 →