IP Library Granted Patent US 7,868,650
Granted Patent B2
US 7,868,650 · App. 12/493,266 · Granted Jan 11, 2011

Termination control circuit and method for global input/output line

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,868,650
App. No.
12/493,266
Granted
Jan 11, 2011
Kind
B2
Abstract

A termination control circuit for a global input/output line includes a speed determination unit configured to output a termination enable signal which is activated in response to a frequency of an external clock signal and CAS latency information; and a pulse generation unit configured to output a driving signal for driving a termination circuit for the global input/output line in response to a termination control signal and the termination enable signal.

Claims (21)

1. A termination control circuit for a global input/output line, comprising:

a speed determination unit configured to output a termination enable signal which is activated in response to a frequency of an external clock signal and CAS (Column Access Strobe) latency information having at least 1 bit; and

a pulse generation unit configured to output a driving signal for turning on or off a termination circuit for the global input/output line in response to a termination control signal and the termination enable signal,

wherein the speed determination unit includes:

a frequency detection portion configured to detect the frequency of the external clock signal and output a frequency detection signal having at least 1 bit in response to the detection: and

a comparison portion configured to receive the frequency detection signal and the CAS latency information and output the termination enable signal in response to the receipt of the frequency detection signal and the CAS latency information, and

wherein at least one bit of the frequency detection signal indicates whether the external clock signal has a corresponding frequency or not.

2. The termination control circuit of claim 1 , wherein the comparison portion enables the termination enable signal when the frequency of the external clock signal and the CAS latency information form a combination that enables the turning on of the termination circuit.

3. The termination control circuit of claim 1 , wherein the comparison portion includes:

a plurality of first logical elements each configured to receive a bit of the frequency detection signal and a bit of the CAS latency information;

a plurality of inverters connected to output terminals of the plurality of first logical elements;

a second logical element configured to receive signals outputted from the plurality of inverters; and

an inverter configured to output the termination enable signal by inverting an output signal of the second logical element.

4. The termination control circuit of claim 1 , wherein the pulse generation unit includes a third logical element configured to output the driving signal by receiving the termination enable signal and an inversion signal of the termination control signal.

5. A termination control method for a global input/output line, comprising:

determining whether or not a frequency of an external clock signal and CAS Column Access Strobe) latency information form a combination that enables driving of a termination circuit in response to receipt of the external clock signal and the CAS latency information; and

outputting the driving signal for driving the termination circuit for a global input/output line when the frequency of the external clock signal and the CAS latency information form the combination that enables driving of a termination circuit,

wherein determining whether or not the frequency of the external clock signal and the CAS latency information form a combination that enables driving of a termination circuit includes:

detecting the frequency of the external clock signal to output a frequency detection signal; and

logically combining CAS latency information with the frequency detection signal, and

wherein detecting the frequency of the external clock signal includes generating the frequency detection signal having at least one bit that indicates whether the external clock signal has a corresponding frequency or not.

Assignments (4)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE IS HYNIX SEMICONDUCTOR INC. NOT HYNIX-SEMICONDUCTOR INC. THERE IS NO HYPHEN IN THE NAME. PREVIOUSLY RECORDED ON REEL 67328 FRAME 814. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded May 14, 2024
From: HYNIX SEMICONDUCTOR INC.
To: SK HYNIX INC.
Reel/Frame 067412/0482 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 9, 2024
From: SK HYNIX INC.
To: MIMIRIP LLC
Reel/Frame 067369/0832 →
CHANGE OF NAME Recorded May 6, 2024
From: HYNIX-SEMICONDUCTOR INC.
To: SK HYNIX INC.
Reel/Frame 067328/0814 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 29, 2009
From: KIM, KI UP
To: HYNIX SEMICONDUCTOR, INC.
Reel/Frame 022884/0955 →