Silicon wafer and fabrication method thereof
View Patent ↗Provided is a silicon wafer including: a first denuded zone formed with a predetermined depth from a top surface of the silicon wafer; and a bulk area formed between the first denuded zone and a backside of the silicon wafer, wherein the first denuded zone is formed with a depth ranging from approximately 20 um to approximately 80 um from the top surface, and wherein a concentration of oxygen in the bulk area is uniformly distributed within a variation of 10% over the bulk area.
1. A method of semiconductor processing, comprising:
thermally processing a silicon wafer to form a denuded zone and a bulk area in the silicon wafer;
loading the thermally processed silicon wafer into a heating apparatus at a loading temperature;
first heating the loaded silicon wafer from the loading temperature to a first temperature;
first annealing the first-heated silicon wafer at the first temperature to generate oxygen precipitates in the first-heated silicon wafer;
second heating the first-annealed silicon wafer directly from the first temperature to a second temperature, the second temperature being greater than the first temperature;
second annealing the second-heated silicon wafer at the second temperature to enlarge and increase a density of the oxygen precipitates in the second-heated silicon wafer;
cooling the second-annealed silicon wafer from the second temperature to an unloading temperature; and
unloading the cooled silicon wafer from the heating apparatus at the unloading temperature;
wherein the thermally processing of the silicon wafer occurs prior to the loading of the thermally processed silicon wafer.
2. The method of claim 1 , wherein the loading temperature ranges from approximately 600° C. to approximately 700° C.
3. The method of claim 1 , wherein a ramp-up rate of the first heating of the loaded silicon wafer ranges from approximately 5° C./min to approximately 8° C./min.
4. The method of claim 1 , wherein the first temperature ranges from approximately 750° C. to approximately 800° C.
5. The method of claim 1 , wherein a ramp-up rate of the second heating of the first-annealed silicon wafer ranges from approximately 5° C./min to approximately 8° C./min.
6. The method of claim 1 , wherein the second temperature ranges from approximately 1000° C. to approximately 1150° C.
7. The method of claim 1 , wherein a ramp-down rate of the cooling of the second-annealed silicon wafer ranges from approximately 2° C./min to approximately 4° C./min.
8. The method of claim 1 , wherein the unloading temperature ranges from approximately 750° C. to approximately 800° C.
9. The method of claim 1 , wherein the unloading of the silicon wafer is performed using nitrogen (N 2 ) gas.
10. The method of claim 1 , wherein the first and second annealing are performed by using oxygen (O 2 ) gas.
11. The method of claim 1 , wherein the silicon wafer comprises a non-doped silicon wafer.
12. A method of semiconductor processing, comprising:
thermally processing a non-doped silicon wafer to form a denuded zone and a bulk area in the silicon wafer;
loading the thermally processed silicon wafer into a heating apparatus at a loading temperature;
first heating the loaded non-doped silicon wafer from the loading temperature to a first temperature;
first annealing the first-heated non-doped silicon wafer at the first temperature to generate oxygen precipitates in the first-heated silicon wafer;
second heating the first-annealed non-doped silicon wafer directly from the first temperature to a second temperature, the second temperature being greater than the first temperature;
second annealing the second-heated silicon wafer at the second temperature to enlarge and increase a density of the oxygen precipitates in the second-heated silicon wafer;
cooling the second-annealed silicon wafer from the second temperature to an unloading temperature; and
unloading the cooled silicon wafer from the heating apparatus at the unloading temperature.