Buck-boost converter with smooth transitions between modes
View Patent ↗In a buck-boost converter, the method compensates for the boost mode power switch having a minimum on-time when entering the buck-boost mode from the buck mode by immediately decreasing a duty cycle of the buck mode power switch upon entering the buck-boost mode. This prevents the inductor current from being higher at the end of the switching cycle than at the beginning of the cycle, so the output voltage stays regulated without the converter oscillating between the buck mode and the buck-boost mode. The duty cycle of the buck power switch is increased in the buck-boost mode as the input voltage further falls and the boost power switch duty cycle is increased. Upon transitioning into the boost mode, the duty cycle of the boost power switch is immediately reduced to compensate for the buck switching being stopped and the buck power switch having a minimum off-time.
1. A method of operating a DC to DC, buck-boost voltage converter, the converter comprising a first buck switching transistor coupled between an input voltage and a first end of an inductor, a second buck switching transistor coupled between the first end of the inductor and ground, a first boost switching transistor coupled between a second end of the inductor and ground, and a second boost switching transistor coupled between the second end of the inductor and an output terminal of the converter, the method comprising:
when the input voltage is significantly above an output voltage at the output terminal, operating in a buck mode by switching only the first buck switching transistor and the second buck switching transistor at a duty cycle to maintain the output voltage at a regulated voltage;
when the input voltage is significantly below the output voltage, operating in a boost mode by switching only the first boost switching transistor and the second boost switching transistor at a duty cycle to maintain the output voltage at the regulated voltage;
when the input voltage is approximately the same as the output voltage, operating in a buck-boost mode by switching the first buck switching transistor, the second buck switching transistor, the first boost switching transistor, and the second boost switching transistor at duty cycles to maintain the output voltage at the regulated voltage;
when entering into the buck-boost mode from the buck mode, reducing a duty cycle of the first buck switching transistor, while the first boost switching transistor operates at a minimum duty cycle, to increase an on-time of the second buck switching transistor beyond its minimum on-time to compensate for the first boost switching transistor having a minimum on-time at a start of the buck-boost mode of operation;
receiving at a first input of an error amplifier a voltage proportional to the output voltage and receiving at a second input of the error amplifier a fixed reference voltage;
generating an error voltage at an output of the error amplifier;
generating a buck sawtooth waveform;
generating a boost sawtooth waveform;
comparing a control voltage, related to a magnitude of the error voltage, to only the buck sawtooth waveform in the buck mode of operation to switch only the first buck switching transistor and the second buck switching transistor at a duty cycle to maintain the output voltage at a regulated voltage;
comparing the control voltage to only the boost sawtooth waveform in the boost mode of operation to switch only the first boost switching transistor and the second boost switching transistor at a duty cycle to maintain the output voltage at the regulated voltage; and
when entering into the buck-boost mode from the buck mode, offsetting the control voltage relative to the buck sawtooth waveform to reduce a duty cycle of the first buck switching transistor to increase an on-time of the second buck switching transistor to compensate for the first boost switching transistor having a minimum on-time at a start of the buck-boost mode of operation.
2. The method of claim 1 wherein offsetting the control voltage relative to the buck sawtooth waveform comprises level shifting down the control voltage.
3. The method of claim 1 wherein offsetting the control voltage relative to the buck sawtooth waveform comprises level shifting up the buck sawtooth waveform.
4. The method of claim 1 wherein switching the first buck switching transistor, the second buck switching transistor, the first boost switching transistor, and the second boost switching transistor in the buck-boost mode of operation at duty cycles to maintain the output voltage at the regulated voltage comprises:
comparing the control voltage to the buck sawtooth waveform;
comparing the control voltage to the boost sawtooth waveform; and
switching the first buck switching transistor, the second buck switching transistor, the first boost switching transistor, and the second boost switching transistor based on when the buck sawtooth waveform and the boost sawtooth waveform cross the control voltage, wherein a crossing point of at least the buck sawtooth waveform is adjusted by offsetting the control voltage relative to the buck sawtooth waveform to variably reduce a duty cycle of the first buck switching transistor upon entering the buck-boost mode from the buck mode.
5. The method of claim 1 further comprising increasing the duty cycle of the first buck switching transistor further into the buck-boost mode as a duty cycle of the first boost switching transistor increases.
6. The method of claim 5 further comprising terminating switching of the first buck switching transistor and the second buck switching transistor, when the converter transitions from the buck-boost mode to the boost mode, and decreasing a duty cycle of the first boost switching transistor upon transitioning into the boost mode from the buck-boost mode to compensate for the second buck switching transistor having a minimum on-time.
7. The method of claim 1 further comprising, when exiting out of the buck-boost mode into the boost mode, decreasing a duty cycle of the first boost switching transistor to compensate for the first buck switching transistor stopping switching at a start of the boost mode of operation, where the first buck switching transistor has a minimum on-time prior to the converter entering the boost mode.