IP Library Granted Patent US 7,880,271
Granted Patent B2
US 7,880,271 · App. 12/547,623 · Granted Feb 1, 2011

Semiconductor device with emitter contact holes in a first layer not overlaid by emitter through holes in a second layer

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,880,271
App. No.
12/547,623
Granted
Feb 1, 2011
Kind
B2
Abstract

Emitter contact holes formed under emitter electrodes in a first layer and emitter through holes formed thereon are arranged so as not to overlap each other, and, for each emitter electrode, the multiple emitter contact holes and the multiple emitter through holes are provided so as to be separated from each other. Thereby, the top surface of an emitter electrode in a second layer is influenced by at most only a level difference of each emitter through hole formed in an insulating film having a larger thickness, and thus the flatness of the top surface of the emitter electrode in the second layer is improved. Accordingly, fixation failure of a metal plate can be avoided.

Claims (14)

1. A semiconductor device comprising:

a semiconductor substrate of a first general conductivity type configured to operate as a collector region;

a base region of a second general conductivity type formed on the substrate;

an emitter region of the first general conductivity type formed in a surface portion of the base region to form a lattice pattern so that islands of the base region are defined in the surface portion by the lattice pattern as a matrix in plan view of the semiconductor device;

a first insulating film disposed on the emitter region and the islands of the base region and having a plurality of base contact holes standing on corresponding islands of the base region and a plurality of emitter contact holes standing on the emitter region;

a plurality of first base electrodes of a strip form, each of the first base electrodes being disposed on and in contact with a column of the islands of the matrix through corresponding base contact holes;

a plurality of first emitter electrodes of a strip form, each of the first emitter electrodes being disposed on and in contact with the emitter region through corresponding emitter contact holes;

a second insulating film disposed on the first base electrodes and the first emitter electrodes and having a plurality of base through holes standing on base contact holes that are located at ends of the columns of the matrix and a plurality of emitter through holes that do not overlay the emitter contact holes in the plan view of the semiconductor device;

a second base electrode disposed on the second insulating film so as to overlay the base through holes and be electrically in contact with the first base electrodes through the base through holes;

a second emitter electrode disposed on the second insulating film so as not to overlap the base through holes and be electrically in contact with the first emitter electrodes through the emitter through holes, the second base electrode being smaller than the second emitter electrode.

2. The semiconductor device of claim 1 , further comprising a metal plate fixed on the second emitter electrode with a conductive adhesive.

3. The semiconductor device of claim 1 , wherein each of the first base electrodes is in contact with all of the islands of the base region in a corresponding column of the matrix.

4. The semiconductor device of claim 1 , wherein an area of the second base electrode is not more than a third of an area of the second emitter electrode.

5. The semiconductor device of claim 2 , wherein the conductive adhesive comprises a solder or a silver paste.

Assignments (9)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR NAME PREVIOUSLY RECORDED AT REEL: 033813 FRAME: 0420. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jan 21, 2015
From: SYSTEM SOLUTIONS CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 034816/0510 →
CHANGE OF NAME Recorded Dec 3, 2014
From: SANYO SEMICONDUCTOR CO., LTD
To: SYSTEM SOLUTIONS CO., LTD.
Reel/Frame 034537/0044 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 24, 2014
From: SANYO SEMICONDUCTOR CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 033813/0420 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2014
From: SANYO ELECTRIC CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032836/0342 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2011
From: SANYO ELECTRIC CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 026594/0385 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 31, 2009
From: TAKAHASHI, KAZUYA
To: SANYO ELECTRIC CO., LTD.; SANYO SEMICONDUCTOR CO., LTD.
Reel/Frame 023170/0567 →