IP Library Granted Patent US 8,598,720
Granted Patent B2
US 8,598,720 · App. 12/575,687 · Granted Dec 3, 2013

Semiconductor device and manufacturing method thereof

Inventors: Hiroaki Tomita (Ota, JP); Kazuyuki Sutou (Ashikaga, JP)
Assignees: SANYO Semiconductor Co., Ltd.; SANYO Semiconductor Manufacturing Co., Ltd.; Semiconductor Components Industries, LLC
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,598,720
App. No.
12/575,687
Granted
Dec 3, 2013
Kind
B2
Abstract

A semiconductor device and its manufacturing method are offered to increase the number of semiconductor devices obtained from a semiconductor wafer while simplifying a manufacturing process. After forming a plurality of pad electrodes in a predetermined region on a top surface of a semiconductor substrate, a supporter is bonded to the top surface of the semiconductor substrate through an adhesive layer. Next, an opening is formed in the semiconductor substrate in a region overlapping the predetermined region. A wiring layer electrically connected with each of the pad electrodes is formed in the opening. After that, a stacked layer structure including the semiconductor substrate and the supporter is cut by dicing along a dicing line that is outside the opening.

Claims (32)

1. A semiconductor device comprising:

a separated semiconductor die having an opening formed therein, the opening not being separated into two or more openings;

a supporter bonded to a top surface of the separated semiconductor die so as to cover the opening;

an adhesive layer boding the supporter to the top surface of the separated semiconductor die;

a plurality of pad electrodes disposed in the opening so as to be on the supporter; and

a plurality of wiring layers electrically connected to corresponding pad electrodes in the opening.

2. The semiconductor device of claim 1 , wherein the opening is disposed around a center of the separated semiconductor die.

3. The semiconductor device of claim 1 , wherein the separated semiconductor die has a rectangular shape.

4. The semiconductor device of claim 1 , wherein the opening has four corners in plan view of the semiconductor device, and four pad electrodes are in the opening so that a pad electrodes is disposed adjacent each corner.

5. A semiconductor device comprising:

a separated semiconductor die having an opening formed therein; the opening not being separated into two or more openings;

an insulation film disposed on the separated semiconductor die so as to cover the opening;

a plurality of pad electrodes disposed in the opening so as to be disposed on the insulation film; and

a plurality of wiring layers electrically connected to corresponding pad electrodes in the opening.

6. The semiconductor device of claim 5 , wherein the opening is disposed around a center of the separated semiconductor die.

7. A method of manufacturing a semiconductor device comprising:

providing a semiconductor substrate;

forming a plurality of pad electrodes in a predetermined region of the semiconductor substrate on a top surface of the semiconductor substrate;

bonding a supporter to the top surface of the semiconductor substrate using an adhesive;

forming an opening in the semiconductor substrate at the predetermined region so as to penetrate through the semiconductor substrate;

forming a plurality of wiring layers on a bottom surface of the semiconductor substrate so that the wiring layers are electrically connected to corresponding pad electrodes in the opening; and

dicing a stacked layer structure comprising the semiconductor substrate and the supporter along a dicing line to produce a semiconductor device, wherein, after the dicing has been completed to produce the semiconductor device, the entire opening remains in the produced semiconductor device without being cut.

8. The method of claim 7 , wherein the predetermined region and the opening are formed around a center of the semiconductor substrate.

9. The method of claim 7 , further comprising forming an insulation film to cover the semiconductor substrate and the pad electrodes and removing the supporter after the dicing.

10. The method of claim 7 , wherein the opening is defined by a closed boundary in plan view of the semiconductor die.

11. The method of claim 9 , wherein the predetermined region and the opening are formed around a center of the semiconductor substrate.

12. A semiconductor device comprising:

a separated semiconductor die having a front surface and a back surface and having an opening penetrating through the separated semiconductor die, the opening not being separated into two or more openings;

an insulating body disposed on the front surface of the separated semiconductor die and covering the opening of the separated semiconductor die;

a plurality of pad electrodes disposed in the opening of the semiconductor die so as to be on the insulating body; and

a plurality of wiring layers electrically connected to corresponding pad electrodes and disposed on the back surface of the separated semiconductor die,

wherein, in plan view of the semiconductor device, the wiring layers extend radially from the opening of the separated semiconductor die toward corresponding edges of the separated semiconductor die.

Assignments (13)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2014
From: SANYO ELECTRIC CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032836/0342 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 26, 2014
From: ON SEMICONDUCTOR NIIGATA CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032300/0581 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 26, 2014
From: SANYO SEMICONDUCTOR CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032300/0685 →
CHANGE OF NAME Recorded Feb 24, 2014
From: SANYO SEMICONDUCTOR MANUFACTURING CO., LTD
To: ON SEMICONDUCTOR NIIGATA CO., LTD
Reel/Frame 032284/0894 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2011
From: SANYO ELECTRIC CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 026594/0385 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER LISTED ON THE NAME CHANGE USP 7619299 PREVIOUSLY RECORDED ON REEL 025762, FRAME 0635 Recorded Jun 6, 2011
From: NIGATA SANYO ELECTRIC CO., LTD.
To: SANYO SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 026424/0676 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 7619299, PREVIOUSLY RECORDED ON REEL 025762 FRAME 0320.ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT Recorded Jun 2, 2011
From: SANYO SEMICONDUCTOR MANUFACTURING CO., LTD.
To: NIGATA SANYO ELECTRIC CO., LTD.
Reel/Frame 026654/0343 →
COMPANY SPLIT Recorded Dec 22, 2010
From: SANYO SEMICONDUCTOR MANUFACTURING CO., LTD.
To: NIGATA SANYO ELECTRIC CO., LTD.
Reel/Frame 025762/0320 →
CHANGE OF NAME Recorded Dec 22, 2010
From: NIGATA SANYO ELECTRIC CO., LTD.
To: SANYO SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 025762/0635 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 8, 2009
From: TOMITA, HIROAKI; SUTOU, KAZUYUKI
To: SANYO ELECTRIC CO., LTD.; SANYO SEMICONDUCTOR CO., LTD.; SANYO SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 023345/0368 →
Priority Claims (1)
JP 2008-273229 · Oct 23, 2008 · national
Continuity (1)
Related Publication 20100102460A1 · Apr 29, 2010