IP Library Granted Patent US 8,193,084
Granted Patent B2
US 8,193,084 · App. 12/591,491 · Granted Jun 5, 2012

Method of manufacturing semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,193,084
App. No.
12/591,491
Granted
Jun 5, 2012
Kind
B2
Abstract

When a bump electrode is formed on an opening formed in a semiconductor substrate, the invention prevents a void that is caused by gas trapped in the opening. A method of manufacturing a semiconductor device of the invention includes forming a first wiring on a main surface of a semiconductor substrate, forming an opening in the semiconductor substrate from the back surface to the main surface so as to expose the back surface of the first wiring, forming a second wiring connected to the back surface of the first wiring and extending from inside the opening onto the back surface of the semiconductor substrate, forming a solder layer connected to part of the second wiring on the bottom of the opening and extending from inside the opening onto the back surface of the semiconductor substrate, and forming a bump electrode on the opening by reflowing the solder layer.

Claims (13)

1. A method of manufacturing a semiconductor device, comprising:

providing a semiconductor substrate comprising a first insulation film formed on a main surface of the semiconductor substrate;

forming a first wiring on the first insulation film;

forming an opening in the semiconductor substrate from a back surface of the semiconductor substrate so as to expose the first insulation film, the opening having a first end at the main surface and a second end at the back surface;

forming a second insulation film in the opening and on the back surface;

forming a second wiring on the second insulation film so that the second wiring is connected to the first wiring at the first end and extends from inside the opening and beyond the second end to cover a portion of the back surface;

forming a continuous solder layer on the back surface so as to be in contact with the second wiring extending beyond the second end and so as to enter the opening to cover only a portion of the second wiring on a sidewall and also a portion of the second wiring on a bottom of the opening; and

reflowing the solder layer so that a portion of the solder layer flows into the opening,

whereby the solder layer is formed on the back surface so that a portion of the solder layer is in contact with the second wiring at the first end of the opening prior to the reflowing.

2. The method of claim 1 , wherein the solder layer is formed by a screen printing method.

3. The method of claim 1 , wherein the solder layer is formed by a dispensing method.

4. The method of claim 1 , wherein the second end of the opening is truncated.

5. The method of claim 1 , wherein the opening is formed so as to have a cylindrical shape.

Assignments (14)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 23, 2016
From: SYSTEM SOLUTIONS CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 038994/0667 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 22, 2016
From: ON SEMICONDUCTOR NIIGATA CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 038988/0804 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
CHANGE OF NAME Recorded Aug 11, 2015
From: SANYO SEMICONDUCTOR MANUFACTURING CO., LTD.
To: ON SEMICONDUCTOR NIIGATA CO., LTD.
Reel/Frame 036327/0871 →
CHANGE OF NAME Recorded Aug 11, 2015
From: SANYO SEMICONDUCTOR CO., LTD.
To: SYSTEM SOLUTIONS CO., LTD
Reel/Frame 036300/0238 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2014
From: SANYO ELECTRIC CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032836/0342 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2011
From: SANYO ELECTRIC CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 026594/0385 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER LISTED ON THE NAME CHANGE USP 7619299 PREVIOUSLY RECORDED ON REEL 025762, FRAME 0635 Recorded Jun 6, 2011
From: NIGATA SANYO ELECTRIC CO., LTD.
To: SANYO SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 026424/0676 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 7619299, PREVIOUSLY RECORDED ON REEL 025762 FRAME 0320.ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT Recorded Jun 2, 2011
From: SANYO SEMICONDUCTOR MANUFACTURING CO., LTD.
To: NIGATA SANYO ELECTRIC CO., LTD.
Reel/Frame 026654/0343 →
COMPANY SPLIT Recorded Dec 22, 2010
From: SANYO SEMICONDUCTOR MANUFACTURING CO., LTD.
To: NIGATA SANYO ELECTRIC CO., LTD.
Reel/Frame 025762/0320 →
CHANGE OF NAME Recorded Dec 22, 2010
From: NIGATA SANYO ELECTRIC CO., LTD.
To: SANYO SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 025762/0635 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 9, 2009
From: SUTOU, KAZUYUKI; TOMITA, HIROAKI
To: SANYO ELECTRIC CO., LTD.; SANYO SEMICONDUCTOR CO., LTD.; SANYO SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 023628/0716 →