IP Library Granted Patent US 8,212,292
Granted Patent B2
US 8,212,292 · App. 12/622,625 · Granted Jul 3, 2012

High gain tunable bipolar transistor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,212,292
App. No.
12/622,625
Granted
Jul 3, 2012
Kind
B2
Abstract

An improved bipolar transistor ( 40, 40 ′) is provided, manufacturable by a CMOS IC process without added steps. The improved transistor ( 40, 40 ′) comprises an emitter ( 48 ) having first ( 482 ) and second ( 484 ) portions of different depths ( 4821, 4841 ), a base ( 46 ) underlying the emitter ( 48 ) having a central portion ( 462 ) of a first base width ( 4623 ) underlying the first portion ( 482 ) of the emitter ( 48 ), a peripheral portion ( 464 ) having a second base width ( 4643 ) larger than the first base width ( 4623 ) partly underlying the second portion ( 484 ) of the emitter ( 48 ), and a transition zone ( 466 ) of a third base width ( 4644 ) and lateral extent ( 4661 ) lying laterally between the first ( 462 ) and second ( 464 ) portions of the base ( 46 ), and a collector ( 44 ) underlying the base ( 46 ). The gain of the transistor ( 40, 40 ′) is much larger than a conventional bipolar transistor ( 20 ) made using the same CMOS process. By adjusting the lateral extent ( 4661 ) of the transition zone ( 466 ), the properties of the improved transistor ( 40, 40 ′) can be tailored to suit different applications without modifying the underlying CMOS IC process.

Claims (26)

1. A bipolar transistor, comprising:

an emitter region having a first emitter portion of a first emitter thickness and a second emitter portion of a second emitter thickness, located laterally outboard of the first emitter portion, wherein the second emitter thickness exceeds the first emitter thickness;

a base region having portions of varying lateral base widths underlying the emitter region, wherein a lateral base width is a dimension perpendicular to an upper surface of the bipolar transistor; and

a collector region having a portion underlying the base region.

2. The device of claim 1 , wherein the base region comprises a first base portion of first base portion width, a second base portion of second base portion width and a third base portion of third base portion width, the first base portion and the second base portion substantially underlying the first emitter portion.

3. The device of claim 2 , wherein at least a part of the third base portion substantially underlies the second emitter portion.

4. The device of claim 2 , wherein the second base portion width exceeds the first base portion width.

5. The device of claim 2 , wherein the third base portion width exceeds the first base portion width.

6. The device of claim 2 , wherein the second base portion width is equal, smaller or larger than the third base portion width.

7. The device of claim 2 , wherein a part of the second base portion is less heavily doped than the third base portion.

8. The device of claim 2 , wherein the second base portion has a lateral width less than or equal about 10 micrometers.

9. The device of claim 2 , wherein the first base portion width is in the range of about 0.05 to 0.6 micrometers.

10. A bipolar transistor, comprising:

an emitter region comprising a first emitter portion of a first thickness and a second emitter portion of a second thickness larger than the first thickness;

a base region comprising a first base portion of a first base width and a first lateral extent, a second base portion of a second base width different than the first base width and having a second lateral extent, and a third base portion lying laterally between the first base portion and the second base portion and having a third base width and a third lateral extent wherein the third base width is larger than the first base width; and

a collector region comprising a buried layer region underlying the base region and a second collector portion extending from the buried layer region to a collector contact region and a third collector region lying above the buried layer region and underlying the first base portion of the base region.

11. The bipolar transistor of claim 10 , wherein the third lateral extent is less than or equal about 10 micrometers.

12. The bipolar transistor of claim 10 , wherein the third base width is equal, smaller or larger than the second base width.

13. The bipolar transistor of claim 10 , wherein the second base portion substantially laterally surrounds the first base portion and the third base portion.

14. A bipolar transistor, comprising:

a semiconductor substrate having a first surface;

a collector formed in the semiconductor substrate and having a first region underlying and separated from the first surface and a second region extending from the first region toward the first surface;

a base formed in the semiconductor substrate and having a first region of a first base depth from the first surface and a second region of a second base depth from the first surface larger than the first base depth; and

an emitter formed in the semiconductor substrate and having a first emitter region of a first emitter depth from the first surface and a second emitter region of a second emitter depth from the first surface larger than the first emitter depth.

15. The bipolar transistor of claim 14 , further comprising forming a transitional third base region of lateral extent and variable vertical base depth located laterally between the first base region and the second base region.

16. The bipolar transistor of claim 15 , wherein the transitional third base transition region substantially underlies part of the first emitter region.

Assignments (27)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NATURE OF CONVEYANCE PREVIOUSLY RECORDED AT REEL: 040632 FRAME: 0001. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER AND CHANGE OF NAME. Recorded Sep 21, 2017
From: FREESCALE SEMICONDUCTOR INC.
To: NXP USA, INC.
Reel/Frame 044209/0047 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
CHANGE OF NAME Recorded Nov 8, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: NXP USA, INC.
Reel/Frame 040632/0001 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037355/0723 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SECURITY AGREEMENT Recorded Mar 15, 2010
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A.
Reel/Frame 024079/0082 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 17, 2009
From: LIN, XIN; BLOMBERG, DANIEL J.; ZUO, JIANG-KAI
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 023665/0839 →