IP Library Granted Patent US 8,227,341
Granted Patent B2
US 8,227,341 · App. 12/646,173 · Granted Jul 24, 2012

Semiconductor device and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,227,341
App. No.
12/646,173
Granted
Jul 24, 2012
Kind
B2
Abstract

An object is to prevent a failure, such as a wiring separation or a crack, in an insulating film under a copper wire, in a semiconductor device formed by wire-bonding the copper wire on a portion above the copper wiring. A semiconductor device according to the present invention includes a copper wiring formed above a semiconductor substrate, a plated layer formed so as to cover a top surface and side surfaces of the copper wiring, and a copper wire which is wire-bonded on the plated layer above the copper wiring.

Claims (28)

1. A semiconductor device comprising:

a semiconductor substrate;

an upper-layer wiring disposed on the semiconductor substrate;

an inorganic insulating film disposed on the upper-layer wiring and having an via hole;

a copper wiring disposed on the insulating film so as to be connected to the upper-wiring through the via hole in the insulating film, part of the copper wiring being disposed in the via hole in the insulating film;

a plated layer formed so as to cover a top surface and side surfaces of the copper wiring; and

a copper wire wire-bonded onto the plated layer above the copper wiring so that an end of the copper wire is attached to the plated layer,

wherein no wiring layer exists in any insulating film between the semiconductor substrate and the attached end of the copper wire.

2. The semiconductor device according to claim 1 , wherein the plated layer is formed of a laminated film made of Ni, Pd and Au.

3. The semiconductor device according to any one of claims 1 and 2 , wherein a barrier metal film formed of a laminated film having Ti and Cu-seed layers is formed under the copper wiring.

4. A method of manufacturing a semiconductor device, comprising:

providing a semiconductor substrate comprising an upper-layer wiring and an inorganic insulating film disposed on the upper-layer wiring and having a via hole;

forming a resist layer on the semiconductor substrate;

by using the resist layer as a mask, forming a copper wiring by plating on a region of the semiconductor substrate where the resist layer is not formed, so that the copper wiring fills the via hole in the inorganic insulating film;

removing the resist layer before forming any other layer on the copper wiring;

after removing the resist film, forming a plated layer so as to cover a top surface and side surfaces of the copper wiring; and

wire-bonding an end of a copper wire on the plated layer above the copper wiring so that no wiring layer exists in any insulating film between the semiconductor substrate and the bonded end of the copper wire.

5. A method of manufacturing a semiconductor device, comprising:

providing a semiconductor substrate comprising an upper-layer wiring and an inorganic insulating film disposed on the upper-layer wiring and having a via hole;

forming a barrier metal layer on the semiconductor substrate;

forming a resist layer on the barrier metal layer;

by using the resist layer as a mask, forming a copper wiring by plating on a region of the barrier metal layer where the resist layer is not formed, so that the copper wiring fills the via hole in the inorganic insulating film;

removing the resist layer before forming any other layer on the copper wiring;

after removing the resist film, removing the barrier metal film by using the copper wiring as a mask;

forming a plated layer so as to cover a top surface and side surfaces of the copper wiring; and

wire-bonding an end of a copper wire on the plated layer above the copper wiring so that no wiring layer exists in any insulating film between the semiconductor substrate and the bonded end of the copper wire.

6. The method of claim 4 or 5 , wherein the forming of the plated layer comprises laminating Ni, Pd and Au layers sequentially.

7. The method of claim 5 , wherein the barrier metal film comprises a laminated film having Ti and Cu-seed layers.

Assignments (9)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR NAME PREVIOUSLY RECORDED AT REEL: 033813 FRAME: 0420. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jan 21, 2015
From: SYSTEM SOLUTIONS CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 034816/0510 →
CHANGE OF NAME Recorded Dec 3, 2014
From: SANYO SEMICONDUCTOR CO., LTD
To: SYSTEM SOLUTIONS CO., LTD.
Reel/Frame 034537/0044 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 24, 2014
From: SANYO SEMICONDUCTOR CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 033813/0420 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2014
From: SANYO ELECTRIC CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032836/0342 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2011
From: SANYO ELECTRIC CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 026594/0385 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 3, 2010
From: ONAI, SATOSHI; AKAISHI, MINORU; ISHIZEKI, HIROSHI; SANO, YOSHIAKI
To: SANYO ELECTRIC CO., LTD.; SANYO SEMICONDUCTOR CO., LTD.
Reel/Frame 023890/0254 →