IP Library Granted Patent US 8,030,976
Granted Patent B2
US 8,030,976 · App. 12/691,544 · Granted Oct 4, 2011

Triangle wave generating circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,030,976
App. No.
12/691,544
Granted
Oct 4, 2011
Kind
B2
Abstract

A triangle wave generating circuit comprising: a pulse generating circuit configured to generate a plurality of pulse signals with the same period and with phases different from one another; and a plurality of charge/discharge circuits configured to be supplied with the plurality of pulse signals, respectively, the plurality of charge/discharge circuits each including: a current supply circuit configured to supply to a capacitor a first current for charging at a predetermined current value or a second current for discharging at a predetermined current value; and a charge/discharge control circuit configured to switch between the first current and the second current when the pulse signals are supplied thereto and when a voltage across the capacitor reaches a predetermined reference voltage, the first current and the second current supplied from the current supply circuit to the capacitor.

Claims (40)

1. A triangle wave generating circuit comprising:

a pulse generating circuit configured to generate a plurality of pulse signals with the same period and with phases different from one another; and

a plurality of charge/discharge circuits configured to be supplied respectively with the plurality of pulse signals,

the plurality of charge/discharge circuits each including:

a current supply circuit configured to supply to a capacitor a first current for charging at a predetermined current value or a second current for discharging at a predetermined current value; and

a charge/discharge control circuit configured to switch between the first current and the second current when the pulse signals are supplied thereto and when a voltage across the capacitor reaches a predetermined reference voltage, the first current and the second current supplied from the current supply circuit to the capacitor,

each charge/discharge circuit outputting the voltage across the capacitor as a triangle wave signal;

the plurality of charge/discharge circuits outputting a respective plurality of triangle wave signals having the same period and with phases different from one another.

2. The triangle wave generating circuit of claim 1 , wherein the charge/discharge control circuit includes:

switch circuits in a pair configured to supply the first current and the second current to the capacitor, respectively; and

a switch control circuit configured to turn on or off the switch circuits in the pair in a complementary manner, and wherein

the switch control circuit turns on either one of the switch circuits in the pair when the pulse signals are supplied thereto and turns on the other one of the switch circuits in the pair when the voltage across the capacitor reaches the predetermined reference voltage.

3. The triangle wave generating circuit of claim 1 , wherein the pulse generating circuit includes:

a first edge detecting circuit configured to output a first edge detection signal indicating, as a pulse, timing of a rising edge of a clock signal; and

a second edge detecting circuit configured to output a second edge detection signal indicating, as a pulse, timing of a falling edge of the clock signal, and wherein

the first and second edge detection signals are supplied to the plurality of charge/discharge circuits as the plurality of pulse signals, respectively.

4. The triangle wave generating circuit of claim 2 , wherein the pulse generating circuit includes:

a first edge detecting circuit configured to output a first edge detection signal indicating, as a pulse, timing of a rising edge of a clock signal; and

a second edge detecting circuit configured to output a second edge detection signal indicating, as a pulse, timing of a falling edge of the clock signal, and wherein

the first and second edge detection signals are supplied to the plurality of charge/discharge circuits as the plurality of pulse signals, respectively.

5. The triangle wave generating circuit of claim 1 , wherein the pulse generating circuit includes:

an edge detecting circuit configured to output an edge detection signal indicating, as a pulse, timing of either one of a rising edge and a falling edge of a first clock signal; and

an output selecting circuit configured to sequentially selects any one of the plurality of charge/discharge circuits in each period of the first clock signal, and wherein

the edge detection signal is supplied as the pulse signal to one of the charge/discharge circuits selected by the output selecting circuit.

6. The triangle wave generating circuit of claim 2 , wherein the pulse generating circuit includes:

an edge detecting circuit configured to output an edge detection signal indicating, as a pulse, timing of either one of a rising edge and a falling edge of a first clock signal; and

an output selecting circuit configured to sequentially selects any one of the plurality of charge/discharge circuits in each period of the first clock signal, and wherein

the edge detection signal is supplied as the pulse signal to one of the charge/discharge circuits selected by the output selecting circuit.

7. The triangle wave generating circuit of claim 5 , wherein

the output selecting circuit includes a counter configured to count by the first clock signal, and sequentially selects any one of the plurality of charge/discharge circuits according to a count value of the counter.

8. The triangle wave generating circuit of claim 6 , wherein

the output selecting circuit includes a counter configured to count by the first clock signal, and sequentially selects any one of the plurality of charge/discharge circuits according to a count value of the counter.

9. The triangle wave generating circuit of claim 7 , wherein

the pulse generating circuit further includes a frequency dividing circuit configured to frequency-divide a second clock signal to be output as the first clock signal, wherein

a count number of the counter is set at a value equal to or smaller than the number of the charge/discharge circuits according to a selection signal, and wherein

a frequency division ratio of the frequency dividing circuit is set at a value obtained by dividing by the count number a lowest common multiple of values capable of being set as the count number, according to the selection signal.

10. The triangle wave generating circuit of claim 8 , wherein

the pulse generating circuit further includes a frequency dividing circuit configured to frequency-divide a second clock signal to be output as the first clock signal, wherein

a count number of the counter is set at a value equal to or smaller than the number of the charge/discharge circuits according to a selection signal, and wherein

a frequency division ratio of the frequency dividing circuit is set at a value obtained by dividing by the count number a lowest common multiple of values capable of being set as the count number, according to the selection signal.

Assignments (9)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR NAME PREVIOUSLY RECORDED AT REEL: 033813 FRAME: 0420. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jan 21, 2015
From: SYSTEM SOLUTIONS CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 034816/0510 →
CHANGE OF NAME Recorded Dec 3, 2014
From: SANYO SEMICONDUCTOR CO., LTD
To: SYSTEM SOLUTIONS CO., LTD.
Reel/Frame 034537/0044 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 24, 2014
From: SANYO SEMICONDUCTOR CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 033813/0420 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2014
From: SANYO ELECTRIC CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032836/0342 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2011
From: SANYO ELECTRIC CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 026594/0385 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 12, 2010
From: OOYAGI, MITSURU; NISHI, TOMOAKI
To: SANYO ELECTRIC CO., LTD.; SANYO SEMICONDUCTOR CO., LTD.
Reel/Frame 024216/0653 →