IP Library Granted Patent US 8,325,723
Granted Patent B1
US 8,325,723 · App. 12/712,516 · Granted Dec 4, 2012

Method and apparatus for dynamic traffic management with packet classification

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,325,723
App. No.
12/712,516
Granted
Dec 4, 2012
Kind
B1
Abstract

A method and apparatus for dynamic traffic management with packet classification have been disclosed where packet size, variation, and count may be used to select credit or packet based arbitration.

Claims (37)

1. A method comprising:

setting a packet size count threshold;

setting a packet size variation threshold;

comprising a packet size count against said packet size count threshold and generating a first result;

comparing a packet size variation against said packet size variation threshold and generating a second result; and

setting an arbitration mode based on a criteria selected from a group consisting of said first result, said second result, and a combination of said first result and said second result; and wherein said setting an arbitration mode is dynamically adjusting said arbitration mode.

2. The method of claim 1 wherein said dynamically adjusting is dynamically adjusting in real time.

3. The method of claim 2 wherein said dynamically adjusting in real time is based upon real time packet traffic.

4. The method of claim 3 wherein said arbitration mode is selected from the group consisting of credit based arbitration and packet based arbitration.

5. The method of claim 4 further comprising using one or more rules.

6. The method of claim 5 further comprising recording a packet size.

7. The method of claim 5 further comprising using a packet size register.

8. The method of claim 5 further comprising using a packet size count register.

9. The method of claim 5 further comprising using a packet size variation register.

10. The method of claim 5 further comprising using a packet rule checker.

11. A method comprising:

setting a packet size count threshold;

setting a packet size variation threshold;

comparing a packet size count against said packet size count threshold and generating a first result;

comparing a packet size variation against said packet size variation threshold and generating a second result; and

setting an arbitration mode based on a criteria selected from a group consisting of said first result, said second result, and a combination of said first result and said second result.

12. The method of claim 11 wherein said setting an arbitration mode is setting an arbitration mode in real time based on received packets.

13. The method of claim 12 wherein said received packets are from 1 to 35 dwords in size.

14. The method of claim 11 further comprising:

storing packet sizes for received packets;

storing a packet size count for said received packets; and

storing a maximum packet size variation for said received packets.

15. An apparatus comprising:

a plurality of ingress ports, wherein each of said plurality of ingress ports has a plurality of ingress buffers;

a switch fabric having a plurality of crosspoint buffers, wherein one or more of said plurality of ingress orts is in operative communication with one or more of said plurality of crosspoint buffers;

a plurality of egress ports, wherein each of said plurality of egress ports has a plurality of egress buffers, wherein one or more of said plurality of egress ports is in operative communication with one or more of said plurality of crosspoint buffers;

an arbitration logic block for each column of said crosspoint buffers;

further comprising a set of packet size registers for each of said arbitration logic block for each column of said crosspoint buffers;

further comprising a packet size variation register for each of said arbitration logic block for each column of said crosspoint buffers;

further comprising a packet size count register for each of said arbitration logic block for each column of said crosspoint buffers;

further comprising a packet rule checker; and

wherein said packet rule checker selects packet based arbitration for a particular arbitration logic block for a particular column of said crosspoint buffers when for all said crosspoint buffers in said particular column a packet size count <=a packet size count threshold AND a packet size variation <=a packet size variation threshold, otherwise said packet rule checker selects credit based arbitration for said particular arbitration logic block for said particular column of said crosspoint buffers.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 16, 2025
From: RENESAS ELECTRONICS AMERICA INC.
To: AXIRO SEMICONDUCTOR INC.
Reel/Frame 070864/0142 →
MERGER Recorded Apr 15, 2025
From: INTEGRATED DEVICE TECHNOLOGY, INC.
To: RENESAS ELECTRONICS AMERICA INC.
Reel/Frame 070851/0391 →
RELEASE OF SECURITY INTEREST Recorded Mar 29, 2019
From: JPMORGAN CHASE BANK, N.A.
To: INTEGRATED DEVICE TECHNOLOGY, INC.; GIGPEAK, INC.; CHIPX, INCORPORATED; ENDWAVE CORPORATION; MAGNUM SEMICONDUCTOR, INC.
Reel/Frame 048746/0001 →
SECURITY AGREEMENT Recorded Apr 5, 2017
From: INTEGRATED DEVICE TECHNOLOGY, INC.; GIGPEAK, INC.; MAGNUM SEMICONDUCTOR, INC.; ENDWAVE CORPORATION; CHIPX, INCORPORATED
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 042166/0431 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 25, 2010
From: WANG, CHI-LIE; MO, JASON Z
To: INTEGRATED DEVICE TECHNOLOGY, INC.
Reel/Frame 023991/0790 →