IP Library › Granted Patent US 8,383,521
Granted Patent B2
US 8,383,521 · App. 12/721,006 · Granted Feb 26, 2013

Substrate processing method

Inventors: Eiichi Nishimura (Nirasaki, JP); Masato Kushibiki (Nirasaki, JP); Fumiko Yamashita (Nirasaki, JP)
Assignee: Tokyo Electron Limited
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,383,521
App. No.
12/721,006
Granted
Feb 26, 2013
Kind
B2
Abstract

A substrate processing method processes a substrate including a processing target film, an organic film provided on the processing target film and having a plurality of line-shaped portions having fine width, and a hard film covering the line-shaped portions and the processing target film exposed between the line-shaped portions. The method includes a first etching step of etching a part of the hard film to expose the organic film and portions of the processing target film between the line-shaped portions; an ashing step of selectively removing the exposed organic film; and a second etching step of etching a part of the remaining hard film.

Claims (17)

1. A substrate processing method of processing a substrate including a processing target film, an organic film provided on the processing target film and having a plurality of line-shaped portions having fine width, and a hard film covering the line-shaped portions and the processing target film exposed between the line-shaped portions, the method comprising:

a first etching step of etching a part of the hard film to expose the organic film and portions of the processing target film between the line-shaped portions;

an ashing step of selectively removing the exposed organic film without removing the remaining hard film; and

a second etching step of anisotropically etching a part of the remaining hard film in a vertical direction,

wherein the processing target film is made of polysilicon.

2. The method of claim 1 , further comprising a third etching step for etching the processing target film by using as a mask the hard film remaining after the second etching step.

3. The method of claim 1 , wherein the second etching step is continuously performed for a predetermined period of time.

4. The method of claim 1 , wherein the substrate is mounted on a mounting table to which a high frequency power for ion attraction is applied, and wherein, in the second etching step, the high frequency power for ion attraction of about 100 W or less is applied to the mounting table.

5. The method of claim 1 , wherein the ashing step and the second etching step are repeated.

6. The method of claim 1 , wherein the hard film is an oxide film containing silicon.

7. A substrate processing method of processing a substrate including a processing target film, a first hard film formed on the processing target film, an organic film provided on the first hard film and having a plurality of line-shaped portions having fine width, and a second hard film covering the line-shaped portions and the first hard film exposed between the line-shaped portions, the method comprising:

a first etching step of etching a part of the second hard film to expose the organic film and portions of the first hard film between the line-shaped portions;

an ashing step of selectively removing the exposed organic film without removing the remaining second hard film; and

a second etching step of anisotropically etching a part of the remaining second hard film and the exposed portions of the first hard film in a vertical direction,

wherein the processing target film is made of polysilicon, and

wherein the first hard film is made of silicon oxide.

8. The method of claim 7 , further comprising a third etching step of etching the processing target film by using as a mask the remaining second hard film and the first hard film remaining after the second etching step.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 11, 2010
From: NISHIMURA, EIICHI; KUSHIBIKI, MASATO; YAMASHITA, FUMIKO
To: TOKYO ELECTRON LIMITED
Reel/Frame 024062/0900 →
Priority Claims (1)
JP 2009-056336 · Mar 10, 2009 · national
Continuity (2)
Provisional Application 61176505 · May 8, 2009
Related Publication 20100233883A1 · Sep 16, 2010