IP Library Granted Patent US 8,374,363
Granted Patent B2
US 8,374,363 · App. 12/728,643 · Granted Feb 12, 2013

Amplifier circuit of capacitor microphone

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,374,363
App. No.
12/728,643
Granted
Feb 12, 2013
Kind
B2
Abstract

In an amplifier circuit of a capacitor microphone, when a too high input signal from the capacitor microphone is inputted, the levels of output signals of the amplifier circuit are limited. A first feedback capacitor of an operational amplifier is formed using a changeable capacitance type MOS capacitor element, and has a characteristic of increasing the capacitance value CAf 1 according to the amplitude of an input signal generated by a capacitor increases. Therefore, CAf (=CAf 1+ CAF 2 ) increases according to the amplitude of the input signal increases, and accordingly the gain of the operational amplifier decreases, thereby limiting the output signals of the operational amplifier. This realizes the appropriate limitation of the output signals of the operational amplifier, even when the amplitude of the input signal becomes too high.

Claims (24)

1. An amplifier circuit of a capacitor microphone, comprising:

a capacitor microphone generating an input signal corresponding to a sound received by the capacitor microphone;

an operational amplifier comprising an input terminal and an output terminal, the input signal from the capacitor microphone being applied to the input terminal;

a first feedback capacitor connected between the output terminal and the input terminal of the operational amplifier and configured to increase a capacitance in response to an increase in an amplitude of the input signal; and

a feedback resistor connected between the output terminal and the input terminal of the operational amplifier,

wherein the first feedback capacitor comprises a first MOS transistor comprising a first gate, a first back gate, a first source and a first drain and a second MOS transistor comprising a second gate, a second back gate, a second source and a second drain, the first gate is connected to the second back gate, and the second gate is connected to the first back gate.

2. The amplifier circuit of claim 1 , wherein the first back gate is connected to the first source and the first drain, and the second back gate is connected to the second source and the second drain.

3. The amplifier circuit of claim 1 , further comprising an AD converter converting an output signal of the operational amplifier to a digital signal.

4. An amplifier circuit of a capacitor microphone, comprising:

a capacitor microphone generating an input signal corresponding to a sound received by the capacitor microphone;

an operational amplifier comprising an input terminal and an output terminal, the input signal from the capacitor microphone being applied to the input terminal;

a first feedback capacitor connected between the output terminal and the input terminal of the operational amplifier and configured to increase a capacitance in response to an increase in an amplitude of the input signal;

a feedback resistor connected between the output terminal and the input terminal of the operational amplifier; and

a second feedback capacitor connected between the output terminal and the input terminal of the operational amplifier, a capacitance of the second feedback capacitor being less dependent on the input signal than the capacitance of the first feedback capacitor.

5. The amplifier circuit of claim 4 , wherein

the first feedback capacitor comprises a first MOS transistor comprising a first gate, a first back gate, a first source and a first drain and a second MOS transistor comprising a second gate, a second back gate, a second source and a second drain, the first gate is connected to the second back gate, and the second gate is connected to the first back gate,

the second feedback capacitor comprises first and second polycrystalline semiconductor layers and a capacitor insulation layer disposed between the first polycrystalline semiconductor layer and the second polycrystalline semiconductor layer, and

impurity concentrations of the first and second polycrystalline semiconductor layers are higher than impurity concentrations of the first and second back gates.

6. The amplifier circuit of a capacitor microphone, comprising:

a capacitor microphone generating an input signal corresponding to a sound received by the capacitor microphone;

an operational amplifier comprising an input terminal and an output terminal, the input signal from the capacitor microphone being applied to the input terminal;

a first feedback capacitor connected between the output terminal and the input terminal of the operational amplifier and configured to increase a capacitance in response to an increase in an amplitude of the input signal; and

a feedback resistor connected between the output terminal and the input terminal of the operational amplifier,

wherein a C-V characteristic curve of the first feedback capacitor is symmetric with respect to a center voltage of the characteristic curve.

Assignments (7)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR NAME PREVIOUSLY RECORDED AT REEL: 033813 FRAME: 0420. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jan 21, 2015
From: SYSTEM SOLUTIONS CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 034816/0510 →
CHANGE OF NAME Recorded Dec 3, 2014
From: SANYO SEMICONDUCTOR CO., LTD
To: SYSTEM SOLUTIONS CO., LTD.
Reel/Frame 034537/0044 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 24, 2014
From: SANYO SEMICONDUCTOR CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 033813/0420 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2014
From: SANYO ELECTRIC CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032836/0342 →