IP Library Patent Application 12783857
Patent Application
App. No. 12/783,857

LEAD FRAME, AND ELECTRONIC PART USING THE SAME

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
12/783,857
Abstract

A lead frame includes a die pad on which at least one IC chip is mounted, a plurality of leads that electrically connect the IC chip and at least one external element, and a plurality of projections that are formed in at least one edge of the die pad. The projections are used as at least one bonding point that connect with at least one free terminal of the IC chip or as references of positioning when the IC chip is arranged on the die pad.

Claims (13)

1 . A lead frame comprising:

a die pad on which at least one IC chip is mounted;

a plurality of leads that electrically connect the IC chip and at least one external element; and

a plurality of projections that are formed in at least one edge of the die pad.

2 . The lead frame according to claim 1 , wherein the projections are used as at least one bonding point that connect with at least one free terminal of the IC chip or the external element.

3 . The lead frame according to claim 1 , wherein the projections are used as references of positioning when the IC chip is arranged on the die pad.

4 . The lead frame according to claim 1 , wherein the plurality of projections are arranged at equal distances in each of the edges.

5 . The lead frame according to claim 1 , wherein each of the leads has such a shape that predetermined clearance can be secured between the leads and the edges and between the leads and the projections.

6 . An electronic part comprising at least one IC chip mounted on a lead frame, the lead frame comprising:

a die pad on which the IC chip is mounted;

a plurality of leads that electrically connect the IC chip and at least one external element; and

a plurality of projections that are formed in at least one edge of the die pad, wherein

at least one free terminal of the IC chip or of the external element is electrically connected to the projections.

Assignments (2)
CHANGE OF NAME Recorded Oct 26, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025191/0985 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 20, 2010
From: YAMADA, TOSHIYUKI; KIMURA, TAKEHIRO
To: NEC ELECTRONICS CORPORATION
Reel/Frame 024415/0820 →