IP Library Granted Patent US 8,304,331
Granted Patent B2
US 8,304,331 · App. 12/787,101 · Granted Nov 6, 2012

Angled ion implantation in a semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,304,331
App. No.
12/787,101
Granted
Nov 6, 2012
Kind
B2
Abstract

Angled ion implants are utilized to form doped regions in a semiconductor pillar formed in an opening of a mask. The pillar is formed to a height less than the height of the mask. Angled ion implantation can be used to form regions of a semiconductor device such as a body tie region, a halo region, or current terminal extension region of a semiconductor device implemented with the semiconductor pillar.

Claims (71)

1. A method comprising:

forming a mask layer over a substrate;

forming an opening, wherein the forming the opening includes forming an opening in the mask layer;

forming a semiconductor layer in the opening to a distance below a top surface of the mask layer; and

performing an angled ion implantation in the semiconductor layer within the opening wherein the angled ion implantation is performed while the substrate is rotated a predetermined amount, wherein during the performing, the mask layer inhibits ions from implanting into specific regions of the semiconductor layer;

removing the mask layer after performing an angled ion implantation.

2. The method of claim 1 , wherein performing the angled ion implantation further comprises rotating the substrate by an amount in a range of between 0-270 degrees around an axis orthogonal to a major surface of the substrate.

3. The method of claim 1 , wherein the semiconductor layer comprises a first current terminal region and a second current terminal region, wherein performing the angled ion implantation further comprises performing the ion implantation to form a current terminal extension region in the semiconductor layer.

4. The method of claim 1 , wherein forming the semiconductor layer further comprises epitaxially growing silicon in the opening to form a pillar, and wherein performing the angled ion implantation further comprises forming an annular shaped doped region in a portion of the pillar.

5. The method of claim 4 , comprising doping the pillar to form a source region, a drain region, and a body region.

6. The method of claim 1 , further comprising:

forming a layer of control terminal material over the substrate after removing the mask layer;

forming a control terminal structure, wherein the control terminal structure includes a patterned portion of the layer of control terminal material.

7. A method comprising:

forming a mask layer over a substrate;

forming an opening, wherein the forming the opening includes forming an opening in the mask layer;

forming a semiconductor layer in the opening to a distance below a top surface of the mask layer; and

performing an angled ion implantation in the semiconductor layer within the opening wherein the angled ion implantation is performed while the substrate is rotated a predetermined amount, wherein during the performing, the mask layer inhibits ions from implanting into specific regions of the semiconductor layer;

wherein the semiconductor layer comprises a source region, a body region, and a drain region, wherein performing the angled ion implantation further comprises performing the ion implantation to form a conductive body tie between the body region and the substrate.

8. The method of claim 7 , further comprising:

removing the mask layer after performing an angled ion implantation.

9. The method of claim 7 , further comprising:

forming a layer of control terminal material over the substrate after performing the angled ion implantation;

forming a control terminal structure, wherein the control terminal structure includes a patterned portion of the layer of control terminal material.

10. A method comprising:

forming a mask layer over a substrate;

forming an opening, wherein the forming the opening includes forming an opening in the mask layer;

forming a semiconductor layer in the opening to a distance below a to surface of the mask layer; and

performing an angled ion implantation in the semiconductor layer within the opening wherein the angled ion implantation is performed while the substrate is rotated a predetermined amount, wherein during the performing, the mask layer inhibits ions from implanting into specific regions of the semiconductor layer;

removing the mask layer;

forming a dielectric on a side of the semiconductor layer; and

forming a charge storage structure on the dielectric.

11. The method of claim 10 , further comprising:

forming an insulating layer on the charge storage structure; and

forming a layer of control terminal material over the insulating layer.

12. A method comprising:

forming a mask layer over a substrate;

forming an opening, wherein the forming the opening includes patterning the mask layer to form an opening in the mask layer;

epitaxial growing a semiconductor pillar in the opening, a top surface of the semiconductor pillar being a predetermined distance below a top surface of the mask layer; and

performing an angled ion implantation in the semiconductor pillar to form an annular doped region in a portion of the semiconductor pillar, wherein during the performing, the mask layer inhibit ions from implanting into specific regions of the semiconductor pillar;

removing the mask layer after the performing.

13. The method of claim 12 , wherein performing the angled ion implantation further comprises rotating the substrate around an axis orthogonal to a major surface of the substrate.

14. The method of claim 12 , further comprising:

forming a layer of control terminal material over the substrate after removing the mask layer;

forming a control terminal structure, wherein the control terminal structure includes a patterned portion of the layer of control terminal material.

15. A method comprising:

forming a mask layer over a substrate;

forming an opening, wherein the forming the opening includes patterning the mask layer to form an opening in the mask layer;

epitaxial growing a semiconductor pillar in the opening, a top surface of the semiconductor pillar being a predetermined distance below a top surface of the mask layer; and

performing an angled ion implantation in the semiconductor pillar to form an annular doped region in a portion of the semiconductor pillar;

wherein the semiconductor pillar is doped to form a first current terminal region, a second current terminal region, and a body region;

wherein performing the angled ion implantation further comprises performing the ion implantation to form a conductive body tie between the body region and the substrate.

16. The method of claim 15 wherein during the performing, the mask layer inhibit ions from implanting into specific regions of the semiconductor pillar, the method comprising:

removing the mask layer after the performing.

17. The method of claim 15 , further comprising:

forming a layer of control terminal material over the substrate after performing the angled ion implantation;

forming a control terminal structure, wherein the control terminal structure includes a patterned portion of the layer of control terminal material.

18. A method comprising:

forming a mask layer over a substrate;

forming an opening, wherein the forming the opening includes patterning the mask layer to form an opening in the mask layer;

epitaxial growing a semiconductor pillar in the opening, a top surface of the semiconductor pillar being a predetermined distance below a top surface of the mask layer; and

performing an angled ion implantation in the semiconductor pillar to form an annular doped region in a portion of the semiconductor pillar;

removing the mask layer;

forming a dielectric on a side of the semiconductor pillar; and

forming a charge storage structure on the dielectric.

19. The method of claim 18 , further comprising:

forming an insulating layer on the charge storage structure; and

forming a layer of control terminal material over the insulating layer.

20. The method of claim 18 , further comprising:

forming a layer of control terminal material over the substrate after removing the mask layer;

forming a control terminal structure, wherein the control terminal structure includes a patterned portion of the layer of control terminal material.

Assignments (20)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Feb 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 052917/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITY INTEREST. Recorded Jan 17, 2020
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 052915/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Dec 10, 2019
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 053547/0421 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050744/0097 →
CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.. Recorded Feb 20, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: SHENZHEN XINGUODU TECHNOLOGY CO., LTD.
Reel/Frame 048734/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS. Recorded Feb 1, 2017
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 041703/0536 →
MERGER Recorded Jan 3, 2017
From: FREESCALE SEMICONDUCTOR, INC.
To: NXP USA, INC.
Reel/Frame 041144/0363 →
RELEASE OF SECURITY INTEREST Recorded Nov 7, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 040928/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 21, 2016
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 040925/0001 →
SUPPLEMENT TO THE SECURITY AGREEMENT Recorded Jun 16, 2016
From: FREESCALE SEMICONDUCTOR, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039138/0001 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 13, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037518/0292 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS Recorded Jan 12, 2016
From: CITIBANK, N.A.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 037486/0517 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0387 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0285 →
PATENT RELEASE Recorded Dec 21, 2015
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: FREESCALE SEMICONDUCTOR, INC.
Reel/Frame 037357/0334 →
SECURITY AGREEMENT Recorded Nov 6, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 031591/0266 →
SECURITY AGREEMENT Recorded Jun 18, 2013
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS NOTES COLLATERAL AGENT
Reel/Frame 030633/0424 →
SECURITY AGREEMENT Recorded Jan 31, 2012
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 027621/0928 →
SECURITY AGREEMENT Recorded Jan 31, 2012
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 027622/0075 →
SECURITY AGREEMENT Recorded Jan 31, 2012
From: FREESCALE SEMICONDUCTOR, INC.
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 027622/0477 →