IP Library › Granted Patent US 7,969,013
Granted Patent B2
US 7,969,013 · App. 12/791,978 · Granted Jun 28, 2011

Through silicon via with dummy structure and method for forming the same

Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,969,013
App. No.
12/791,978
Granted
Jun 28, 2011
Kind
B2
Abstract

A through silicon via structure includes a top pad and a vertical conductive post that is connected to the top pad. The top pad covers a wider area than the cross section of the vertical conductive post. An interconnect pad is formed at least partially below the top pad. An under layer is also formed at least partially below the top pad. At least one dummy structure connects the top pad and the under layer to fasten the top pad and the interconnect pad.

Claims (21)

1. A through silicon via (TSV) structure, comprising:

a top pad;

a vertical conductive post connected to the top pad, wherein the top pad covers a wider area than a cross section of the vertical conductive post;

an interconnect pad connected to the top pad and at least partially below the top pad;

an under layer at least partially below the top pad; and

at least one dummy structure connecting the top pad and the under layer to fasten the top pad and the interconnect pad.

2. The TSV structure of claim 1 , comprising a plurality of said dummy structures distributed around the vertical conductive post.

3. The TSV structure of claim 2 , wherein the dummy structures are distributed uniformly under the top pad except in an area where the top pad is connected to the vertical conductive post.

4. The TSV structure of claim 2 , wherein the dummy structures are distributed in a square grid pattern.

5. The TSV structure of claim 2 , wherein the dummy structures are distributed in a circular pattern around the vertical conductive post.

6. The TSV structure of claim 1 , comprising a plurality of said dummy structures having a linear shape.

7. The TSV structure of claim 6 , wherein the linear shape is a straight line.

8. The TSV structure of claim 6 , wherein the dummy structures are evenly spaced from each other.

9. The TSV structure of claim 6 , wherein the dummy structures have at least two different lengths.

10. An integrated circuit having a through silicon via structure, comprising:

a substrate;

a top pad over the substrate;

a vertical conductive post connected to the top pad and at least partially through the substrate, wherein the top pad covers a wider area than a cross section of the vertical conductive post;

an interconnect pad connected to the top pad and at least partially below the top pad;

an under layer at least partially below the top pad; and

at least one dummy structure connecting the top pad and the under layer to fasten the top pad and the interconnect pad.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 2, 2010
From: CHEN, CHIH-HUA; CHEN, CHEN-SHIEN; KUO, CHEN-CHENG; SHEN, WEN-WEI
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 024470/0086 →
Continuity (2)
Provisional Application 61254043 · Oct 22, 2009
Related Publication 20110095436A1 · Apr 28, 2011