IP Library Granted Patent US 7,977,701
Granted Patent B2
US 7,977,701 · App. 12/818,694 · Granted Jul 12, 2011

Semiconductor device with SiO

Assignee: Sanyo Electric Co., Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,977,701
App. No.
12/818,694
Granted
Jul 12, 2011
Kind
B2
Abstract

A GaN layer is grown on a sapphire substrate, an SiO 2 film is formed on the GaN layer, and a GaN semiconductor layer including an MQW active layer is then grown on the GaN layer and the SiO 2 film using epitaxial lateral overgrowth. The GaN based semiconductor layer is removed by etching except in a region on the SiO 2 film, and a p electrode is then formed on the top surface of the GaN based semiconductor layer on the SiO 2 film, to join the p electrode on the GaN based semiconductor layer to an ohmic electrode on a GaAs substrate. An n electrode is formed on the top surface of the GaN based semiconductor layer.

Claims (24)

1. A semiconductor device comprising:

a substrate;

a first electrode layer formed on said substrate;

a nitride based semiconductor layer formed on said first electrode layer and containing at least one of boron, gallium, aluminum and indium;

a second electrode layer formed on an upper surface of said nitride based semiconductor layer; and

an SiO 2 film formed on a side surface of said nitride based semiconductor layer and said first electrode.

2. The semiconductor device according to claim 1 , wherein

said nitride based semiconductor layer includes an active layer.

3. The semiconductor device according to claim 2 , wherein

said nitride based semiconductor layer has a striped current injection region for injecting a current into said active layer,

said striped current injection region formed along a <1-100> direction of said nitride based semiconductor layer.

4. The semiconductor device according to claim 3 , wherein

said nitride based semiconductor device has a pair of cavity facets,

said cavity facet has a {1-100} plane of said nitride based semiconductor layer.

5. The semiconductor device according to claim 1 , wherein

said second electrode layer is formed on said SiO 2 film.

6. The semiconductor device according to claim 1 , wherein

said second electrode layer is formed on said SiO 2 film on said first electrode layer.

7. The semiconductor device according to claim 1 , wherein

said nitride based semiconductor layer includes a p-type layer and an n-type layer,

said p-type layer is provided on a side of said first electrode layer,

said n-type layer is provided on a side of said second electrode layer.

8. The semiconductor device according to claim 1 , wherein

said SiO 2 film is extended on said upper surface of said nitride based semiconductor layer.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 20, 2017
From: SANYO ELECTRIC CO., LTD.
To: EPISTAR CORPORATION
Reel/Frame 041652/0122 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 1, 2016
From: FUTURE LIGHT LIMITED LIABILITY COMPANY
To: SANYO ELECTRIC CO., LTD.
Reel/Frame 040523/0797 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 30, 2012
From: SANYO ELECTRIC CO., LTD.
To: FUTURE LIGHT, LLC
Reel/Frame 027957/0258 →
Priority Claims (1)
JP 10-213970 · Jul 29, 1998 · national
Continuity (5)
Division 12149960 · May 12, 2008
Division 11054956 · Feb 11, 2005
Division 09955600 · Sep 19, 2001
Division 09361246 · Jul 27, 1999
Related Publication 20100252913A1 · Oct 7, 2010