IP Library Granted Patent US 7,910,449
Granted Patent B2
US 7,910,449 · App. 12/836,221 · Granted Mar 22, 2011

Semiconductor device and method of manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,910,449
App. No.
12/836,221
Granted
Mar 22, 2011
Kind
B2
Abstract

In a semiconductor device according to the present invention, two epitaxial layers are formed on a P type substrate. In the substrate and the epitaxial layers, isolation regions are formed to divide the substrate and the epitaxial layers into a plurality of islands. Each of the isolation regions is formed by connecting first and second P type buried layers with a P type diffusion layer. By disposing the second P type buried layer between the first P type buried layer and the P type diffusion layer, a lateral diffusion width of the first P type buried layer is reduced. By use of this structure, a formation region of the isolation region is reduced in size.

Claims (8)

1. A method of manufacturing a semiconductor device, comprising the steps of:

preparing a one-conductivity-type semiconductor substrate, and then forming a first opposite-conductivity-type epitaxial layer on the semiconductor substrate;

forming a second opposite-conductivity-type epitaxial layer on the first epitaxial layer after implanting ions of an impurity for forming a first one-conductivity-type buried diffusion layer into the first epitaxial layer; and

forming an isolation region by firstly implanting ions of an impurity for forming a second one-conductivity-type buried diffusion layer from a surface of the second epitaxial layer, then continuously implanting ions of an impurity for forming a one-conductivity-type diffusion layer, and finally performing thermal diffusion, so as to connect the first one-conductivity-type buried diffusion layer, the second one-conductivity-type buried diffusion layer and the one-conductivity-type diffusion layer with one another.

2. The method of manufacturing a semiconductor device, according to claim 1 , wherein ions of the impurity for forming the second one-conductivity-type buried diffusion layer and ions of the impurity for forming the one-conductivity-type diffusion layer are implanted by use of the same resist mask.

3. The method of manufacturing a semiconductor device, according to any one of claims 1 and 2 , wherein, after a LOCOS oxide film is formed in the second epitaxial layer, ions of the impurity for forming the second one-conductivity-type buried diffusion layer and ions of the impurity for forming the one-conductivity-type diffusion layer are implanted from above the LOCOS oxide film.

4. The method of manufacturing a semiconductor device, according to claim 1 , wherein, in the step of implanting ions of the impurity for forming the second one-conductivity-type buried diffusion layer and ions of the impurity for forming the one-conductivity-type diffusion layer, the ion implantation is performed so as to allow impurity concentration peaks of the second one-conductivity-type buried diffusion layer and impurity concentration peaks of the one-conductivity-type diffusion layer to be positioned closer to the surface of the second epitaxial layer than a center of the total thickness of the first and second epitaxial layers.

5. The method of manufacturing a semiconductor device, according to claim 4 , wherein ions of the impurity for forming the second one-conductivity-type buried diffusion layer and ions of the impurity for forming the one-conductivity-type diffusion layer are implanted by use of the same resist mask.

Assignments (8)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 038620, FRAME 0087 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064070/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 5859768 AND TO RECITE COLLATERAL AGENT ROLE OF RECEIVING PARTY IN THE SECURITY INTEREST PREVIOUSLY RECORDED ON REEL 038620 FRAME 0087. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Aug 25, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 039853/0001 →
SECURITY INTEREST Recorded Apr 15, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 038620/0087 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR NAME PREVIOUSLY RECORDED AT REEL: 033813 FRAME: 0420. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jan 21, 2015
From: SYSTEM SOLUTIONS CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 034816/0510 →
CHANGE OF NAME Recorded Dec 3, 2014
From: SANYO SEMICONDUCTOR CO., LTD
To: SYSTEM SOLUTIONS CO., LTD.
Reel/Frame 034537/0044 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 24, 2014
From: SANYO SEMICONDUCTOR CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 033813/0420 →
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT #12/577882 PREVIOUSLY RECORDED ON REEL 026594 FRAME 0385. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2014
From: SANYO ELECTRIC CO., LTD
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 032836/0342 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2011
From: SANYO ELECTRIC CO., LTD.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 026594/0385 →