IP Library Granted Patent US 8,343,791
Granted Patent B2
US 8,343,791 · App. 12/923,693 · Granted Jan 1, 2013

Plating process and apparatus for through wafer features

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,343,791
App. No.
12/923,693
Granted
Jan 1, 2013
Kind
B2
Abstract

A method for forming through features in a substrate uses a seed layer deposited over a first substrate, and a second substrate bonded to the seed layer. The features may be formed in the first substrate, by plating a conductive filler material onto the seed layer. The first substrate and the second substrate may then be bonded to a third substrate, and the second substrate is removed, leaving through features and first substrate adhered to the third substrate. The through features may provide at least one of electrical access and motion to a plurality of devices formed on the third substrate, or may impart movement to a moveable feature on the first substrate, wherein the third substrate supports the first substrate after removal of the second substrate.

Claims (24)

1. A method for forming a conductive feature, comprising:

forming a seed layer over a first substrate;

bonding a second substrate to the seed layer;

forming a plurality of blind features in at least one of the first substrate and the second substrate, such that the blind features extend from the top of the first substrate or the second substrate to the seed layer;

depositing a conductive filler material into the blind features;

removing the substrate without the blind features to form through features that extend through the thickness of the first or the second substrate.

2. The method of claim 1 , wherein the conductive filler material comprises at least one of a NiFe alloy, a CoFe alloy, and Cu.

3. The method of claim 2 , further comprising:

forming a bonding layer over the seed layer, wherein the bonding layer adheres the second substrate to the seed layer.

4. The method of claim 1 , wherein the conductive feature comprises a portion of an electromagnetic actuator.

5. The method of claim 1 , wherein forming the seed layer comprises sputter depositing a layer of metal about 500 nm thick by sputter deposition, and wherein the conductive filler material is at least one of copper, gold, NiFe permalloy, iron and nickel.

6. The method of claim 1 , wherein the conductive feature comprises at least one of an electrical feature and an actuator, wherein the electrical feature provides electrical access to a microdevice formed on a third substrate, and the actuator is capable of movement relative to the third substrate upon which the actuator is formed.

7. The method of claim 1 , further comprising:

patterning at least one void in the seed layer, before bonding the second substrate to the seed layer.

8. The method of claim 1 , further comprising:

forming an adhesion layer over the first substrate, before forming the seed layer, wherein the adhesion layer improves adhesion of the seed layer to the first substrate.

9. The method of claim 1 , further comprising:

thinning the substrate with the blind holes to a thickness of about 50 □m, wherein the thinning is accomplished by at least one of etching and grinding.

10. The method of claim 2 , further comprising bonding the first substrate to a device wafer, before removing the second substrate, wherein the device wafer supports a plurality of microdevices thereon.

11. The method of claim 10 , wherein the bonding of the first substrate to the device wafer is performed so that the conductive filler material provides electrical access to devices on the device wafer.

12. The method of claim 7 , further comprising:

depositing an additional material in the at least one void; and

planarizing the additional material so that a top surface of the seed layer is substantially flat.

13. The method of claim 12 , wherein the additional material comprises at least one of an optical material, a magnetic material and a dielectric material.

Assignments (9)
RELEASE OF SECURITY INTEREST Recorded Mar 12, 2025
From: ST. CLOUD CAPITAL PARTNERS IV SBIC, L.P.
To: ATOMICA CORP.
Reel/Frame 070485/0737 →
SECURITY INTEREST Recorded Feb 23, 2023
From: ATOMICA CORP.
To: ST. CLOUD CAPITAL PARTNERS IV SBIC, L.P.
Reel/Frame 062841/0341 →
CORRECTIVE ASSIGNMENT TO CORRECT THE CITY OF THE ASSIGNEE PREVIOUSLY RECORDED ON REEL 062253 FRAME 0077. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded Jan 9, 2023
From: INNOVATIVE MICRO TECHNOLOGY, INC.
To: ATOMICA CORP.
Reel/Frame 062320/0509 →
CHANGE OF NAME Recorded Dec 30, 2022
From: INNOVATIVE MICRO TECHNOLOGY, INC.
To: ATOMICA CORP.
Reel/Frame 062253/0077 →
RELEASE OF SECURITY INTEREST Recorded Jan 30, 2019
From: PACIFIC WESTERN BANK
To: INNOVATIVE MICRO TECHNOLOGY, INC.
Reel/Frame 048195/0441 →
RELEASE OF SECURITY INTEREST Recorded Oct 15, 2018
From: AGILITY CAPITAL II, LLC
To: INNOVATIVE MICRO TECHNOLOGY, INC.
Reel/Frame 047237/0141 →
SECURITY INTEREST Recorded Nov 30, 2017
From: INNOVATIVE MICRO TECHNOLOGY, INC.
To: PACIFIC WESTERN BANK
Reel/Frame 044553/0257 →
SECURITY INTEREST Recorded Nov 30, 2017
From: INNOVATIVE MICRO TECHNOLOGY, INC.
To: AGILITY CAPITAL II, LLC
Reel/Frame 044635/0492 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2010
From: FOSTER, JOHN S.; HARLEY, JOHN C.; SUMMERS, JEFFERY F.
To: INNOVATIVE MICRO TECHNOLOGY
Reel/Frame 025142/0464 →