Method for programming a multi-state non-volatile memory (NVM)
View Patent ↗A method is provided for programming a multi-state flash memory having a plurality of memory cells. A first programming pulse is provided to the flash array; determining a threshold voltage distribution for the plurality of memory cells after providing the first programming pulse. The plurality of memory cells is categorized into at least two bins based on a threshold voltage of each memory cell of the plurality of memory cells. A first voltage is selected for a second programming pulse for programming a first bin of memory cells of the at least two bins, the first voltage based on both a threshold voltage of the first bin and a first target threshold voltage. A second voltage is selected for a third programming pulse for programming a second bin of memory cells of the at least two bins, the second voltage based on both the threshold voltage of the second bin and on a second target threshold voltage.
1. A method for programming a multi-state flash memory array having a plurality of memory cells, the method comprising:
providing a first programming pulse to the flash memory array;
determining a threshold voltage distribution for the plurality of memory cells after providing the first programming pulse;
categorizing the plurality of memory cells into at least two bins based on a threshold voltage of each memory cell of the plurality of memory cells;
selecting a first voltage for a second programming pulse for programming a first bin of memory cells of the at least two bins, the first voltage based on both a threshold voltage of the first bin and a first target threshold voltage; and
selecting a second voltage for a third programming pulse for programming a second bin of memory cells of the at least two bins, the second voltage based on both a threshold voltage of the second bin and on a second target threshold voltage, wherein the first target threshold voltage is different from the second target voltage.
2. The method of claim 1 , further comprising, prior to providing the first programming pulse, erasing the plurality of memory cells using Fowler-Nordheim tunneling.
3. The method of claim 1 , wherein the first voltage is different from the second voltage.
4. The method of claim 1 , wherein categorizing the plurality of memory cells into at least two bins based on a threshold voltage further comprises categorizing the plurality of memory cells into at least two bins based on a range of threshold voltages.
5. The method of claim 1 , wherein the multi-state flash memory is further characterized as being a multi-state NOR flash memory.
6. The method of claim 1 , wherein selecting a first voltage further comprises selecting a first starting voltage for a series of programming pulses.
7. The method of claim 1 , wherein the first and second programming pulses are applied to a control gate of each memory cell of the first bin of memory cells.
8. The method of claim 1 , wherein the first and second programming pulses are further characterized as being first and second hot carrier injection programming pulses.
9. A method for programming a multi-state flash memory having a plurality of memory cells, the method comprising:
erasing the plurality of memory cells using Fowler-Nordheim tunneling;
providing a first hot carrier injection (HCI) programming pulse to the flash array;
determining a threshold voltage distribution for the plurality of memory cells after providing the first HCI programming pulse;
categorizing the plurality of memory cells into at least two bins based on a threshold voltage of each memory cell of the plurality of memory cells;
selecting a first voltage for a second HCI programming pulse for programming a first bin of memory cells of the at least two bins, the first voltage based on both a threshold voltage of the first bin and a first target threshold voltage;
applying the second HCI programming pulse to the first bin of memory cells;
selecting a second voltage for a third programming pulse for programming a second bin of memory cells of the at least two bins, the second voltage based on both a threshold voltage of the second bin and on a second target threshold voltage, wherein the first target threshold voltage is different than the second target threshold voltage; and
applying the third programming pulse to the second bin of memory cells.
10. The method of claim 9 , wherein applying the second HCI programming pulse further comprises applying the second HCI programming pulse to control gates of the first bin of memory cells.
11. The method of claim 9 , wherein the first voltage is different from the second voltage.
12. The method of claim 9 , wherein selecting a first voltage further comprises selecting a first starting voltage for a series of programming pulses.
13. The method of claim 9 , wherein categorizing the plurality of memory cells into at least two bins based on a threshold voltage further comprises categorizing the plurality of memory cells into at least two bins based on a range of threshold voltages.
14. A method for programming a multi-state NOR flash memory having a plurality of memory cells, the method comprising:
erasing the plurality of memory cells using Fowler-Nordheim tunneling;
providing a first hot carrier injection (HCI) programming pulse to a control gate of each memory cell of the plurality of memory cells;
determining a threshold voltage distribution for the plurality of memory cells after providing the first HCI programming pulse;
categorizing the plurality of memory cells into at least two bins based on a threshold voltage of each memory cell of the plurality of memory cells;
selecting a first voltage for a second HCI programming pulse for programming a first bin of memory cells of the at least two bins, the first voltage based on both a threshold voltage of the first bin and a first target threshold voltage;
selecting a second voltage for a third HCI programming pulse for programming a second bin of memory cells of the at least two bins, the second voltage based on both a threshold voltage of the second bin and a second target threshold voltage; and
applying the second HCI programming pulse to control gates of the first bin of memory cells, and applying the third HCI programming pulse to control gates of the second bin of memory cells,
wherein the second voltage is different than the first voltage, and wherein the first target threshold voltage is different than second target threshold voltage.
15. The method of claim 14 , wherein selecting the first voltage further comprises selecting a first starting voltage for a first series of programming pulses, and wherein selecting the second voltage further comprises selecting a second starting voltage for a second series of programming pulses.
16. The method of claim 14 , wherein categorizing the plurality of memory cells further comprises categorizing the memory cells into at least two bins, wherein each bin comprises memory cells having threshold voltages within a range of threshold voltages.