Dopant marker for precise recess control
View Patent ↗A semiconductor device is formed by implanting recess markers in a material during deposition and using the recess markers during etching of the material for precise in-situ removal rate definition and removal homogeneity-over-radius definition. An embodiment includes depositing a layer of material on a substrate, implanting first and second dopants in the material at first and second predetermined times during deposition of the material, etching the material, detecting the depths of the first and second dopants during etching, calculating the removal rate of the material in situ from the depths of the first and second dopants, and determining from the removal rate a stop position for etching. Embodiments further include depositing a layer of material on a substrate, laterally implanting a first dopant and a second dopant in the material at a predetermined depth during deposition of the material, etching the material, detecting the positions and intensities of the first and second dopants during etching, and calculating lateral homogeneity of the material in situ from the intensities of the first and second dopants. Embodiments further include in situ corrective action for the removal process based on the determined removal rate and lateral homogeneity.
1. A method of fabricating a semiconductor device, the method comprising:
depositing a layer of insulating material on a substrate;
during deposition of the layer of insulating material:
after a first predetermined period of time, implanting a first dopant in the layer of insulating material and
after a second predetermined period of time, implanting a second dopant in the layer of insulating material,
after a third predetermined period of time, implanting a third dopant in the layer of insulating material, the first, second, and third predetermined periods of time together being less than a total deposition time,
wherein the first, second, and third dopants are each detectable by physical, spectral, or chemical analysis;
etching the layer of insulating material;
during the etching, detecting depths of the first and second dopants;
calculating, during the etching, a removal rate of the layer of insulating material from the depths of the first and second dopants;
during the etching, detecting the depth of the third dopant;
verifying, during the etching, the calculated removal rate of the layer of insulating material from the depth of the third dopant; and
determining from the verified removal rate a position to stop the etching.
2. The method according to claim 1 , wherein the first and second dopants do not change the electrical properties of the layer of insulating material.
3. The method according to claim 2 , comprising detecting the depths of the first and second dopants by detecting and analyzing a physical, spectral, or chemical property of the first and second dopants.
4. The method according to claim 3 , wherein the first and second dopants are different from each other.
5. The method according to claim 4 , comprising:
implanting the first dopant by temporarily depositing the first dopant simultaneously with the layer of insulating material after the first predetermined period of time; and
implanting the second dopant by temporarily depositing the second dopant simultaneously with the layer of insulating material after the second predetermined period of time.
6. The method according to claim 1 , wherein the first, second, and third dopants are equally spaced through the layer thickness.
7. The method according to claim 1 , wherein the first, second, and third dopants are asymmetrically spaced through the layer thickness.
8. The method according to claim 1 , wherein:
the layer of insulating material comprises an interlayer dielectric (ILD); and
the first, second, and third dopants each comprise boron, nitrogen, and/or phosphorus.