IP Library › Granted Patent US 8,762,919
Granted Patent B2
US 8,762,919 · App. 12/949,998 · Granted Jun 24, 2014

Circuit macro placement using macro aspect ratio based on ports

Inventors: Joachim Keinert (Boeblingen, DE); Juergen Koehl (Boeblingen, DE); Thomas Ludwig (Boeblingen, DE)
Assignee: International Business Machines Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,762,919
App. No.
12/949,998
Granted
Jun 24, 2014
Kind
B2
Abstract

Fixed outline shaped and modifiable outline shaped random logic macros of an electronic circuit design are manipulated by modifying an outline of a modifiable outline shape macro based on criteria consisting of any one of a macro port weight value, a macro port ordering; a macro rapport constraint or a macro logic depth and placing resulting macros at locations on an integrated circuit (chip).

Claims (48)

1. A computer implemented method for placement of random logic macros of an electronic circuit design, wherein said macros comprise any one of a fixed outline shape or a modifiable outline shape, the method comprising:

modifying, by a computer, an outline of a modifiable outline shape macro based on criteria consisting of any one of a macro port weight value, a macro port ordering; a macro rapport constraint or a macro logic depth, the modifiable outline shape macro having ports defined at outermost edges of the modifiable outline shape macro;

placing the modified modifiable outline shape macro at a location on an integrated circuit;

binning, based on cones of influence of input ports to output ports, logic of the modifiable outline shape macro into two or more rectangles, each rectangle comprising circuits having logic depth less than a logic depth assigned to the rectangle; and

arranging the two or more rectangles to form the modified outline shale macro.

2. The method of claim 1 , wherein a modifiable outline shape macro has any one of a rectangular shape or a polygonal shape.

3. The method according to claim 2 , further comprising:

selecting and categorizing a macro from a netlist as the modifiable outline shape macro; and

partitioning the selected modifiable outline shape macro.

4. The method of claim 3 , further comprising:

allocating the ports of the modifiable outline shape macro.

5. The method of according to claim 4 , further comprising:

comparing the dimensions of the modifiable outline shape macro with another macro having a fixed outline shape in vicinity of the modifiable outline shape macro; and

placing the ports of the modifiable outline shape macro such that a rapport is formed with the another macro.

6. The method according claim 5 , further comprising logically partitioning the modifiable outline shape macro into a plurality of rectangular macros, each rectangular macro having allocated ports of the modifiable outline shape macro.

7. A computer program product for placement of random logic macros of an electronic circuit design, wherein said macros comprise any one of a fixed outline shape or a modifiable outline shape, the computer program product comprising:

a non-transitory computer readable storage medium storing instructions for performing a method comprising:

modifying, by a computer, an outline of a modifiable outline shape macro based on criteria consisting of any one of a macro port weight value, a macro port ordering; a macro rapport constraint or a macro logic depth, the modifiable outline shape macro having ports defined at outermost edges of the modifiable outline shape macro;

placing the modified modifiable outline shape macro at a location on an integrated circuit;

binning, based on cones of influence of input ports to output ports, logic of the modifiable outline shape macro into two or more rectangles, each rectangle comprising circuits having logic depth less than a logic depth assigned to the rectangle; and

arranging the two or more rectangles to form the modified outline shape macro.

8. The computer program product of claim 7 , wherein a modifiable outline shape macro has any one of a rectangular shape or a polygonal shape.

9. The computer program product according to claim 8 , further comprising:

selecting and categorizing a macro from a netlist as the modifiable outline shape macro; and

partitioning the selected modifiable outline shape macro.

10. The computer program product of claim 9 , further comprising:

allocating the ports of the modifiable outline shape macro.

11. The computer program product of according to claim 10 , further comprising:

comparing the dimensions of the modifiable outline shape macro with another macro having a fixed outline shape in vicinity of the modifiable outline shape macro; and

placing the ports of the modifiable outline shape macro such that a rapport is formed with the another macro.

12. The computer program product according claim 11 further comprising logically partitioning the modifiable outline shape macro into a plurality of rectangular macros, each rectangular macro having allocated ports of the modifiable outline shape macro.

13. A system for placement of random logic macros of an electronic circuit design, wherein said macros comprise any one of a fixed outline shape or a modifiable outline shape, the system comprising:

a memory; and

a processor communicatively connected to said memory, the system configured to perform a method comprising:

modifying, by the processor, an outline of a modifiable outline shape macro based on criteria consisting of any one of a macro port weight value, a macro port ordering; a macro rapport constraint or a macro logic depth, the modifiable outline shape macro having ports defined at outermost edges of the modifiable outline shape macro; and

placing the modified modifiable outline shape macro at a location on an integrated circuit;

binning, based on cones of influence of input ports to output ports, logic of the modifiable outline shape macro into two or more rectangles, each rectangle comprising circuits having logic depth less than a logic depth assigned to the rectangle; and

arranging the two or more rectangles to form the modified outline shape macro.

14. The system of claim 13 , wherein a modifiable outline shape macro has any one of a rectangular shape or a polygonal shape.

15. The system according to claim 14 , further comprising:

selecting and categorizing a macro from a netlist as the modifiable outline shape macro; and

partitioning the selected modifiable outline shape macro.

16. The system of claim 15 , further comprising:

allocating the ports of the modifiable outline shape macro.

17. The system of according to claim 16 , further comprising:

comparing the dimensions of the modifiable outline shape macro with another macro having a fixed outline shape in vicinity of the modifiable outline shape macro; and

placing the ports of the modifiable outline shape macro such that a rapport is formed with the another macro.

18. The system according claim 17 , further comprising logically partitioning the modifiable outline shape macro into a plurality of rectangular macros, each rectangular macro having allocated ports of the modifiable outline shape macro.

Assignments (4)
RELEASE OF SECURITY INTEREST Recorded May 12, 2021
From: WILMINGTON TRUST, NATIONAL ASSOCIATION
To: GLOBALFOUNDRIES U.S. INC.
Reel/Frame 056987/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2015
From: GLOBALFOUNDRIES U.S. 2 LLC; GLOBALFOUNDRIES U.S. INC.
To: GLOBALFOUNDRIES INC.
Reel/Frame 036779/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2015
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: GLOBALFOUNDRIES U.S. 2 LLC
Reel/Frame 036550/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 19, 2010
From: KEINERT, JOACHIM; KOEHL, JUERGEN; LUDWIG, THOMAS
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 025411/0210 →
Priority Claims (1)
EP 09178482 · Dec 9, 2009 · regional
Continuity (1)
Related Publication 20110289468A1 · Nov 24, 2011