IP Library Granted Patent US 8,288,819
Granted Patent B2
US 8,288,819 · App. 12/953,255 · Granted Oct 16, 2012

Semiconductor device with bulb-type recessed channel and method for fabricating the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,288,819
App. No.
12/953,255
Granted
Oct 16, 2012
Kind
B2
Abstract

A method for fabricating a semiconductor device includes providing a substrate having a bulb-type recessed region, forming a gate insulating layer over the bulb-type recessed region and the substrate, and forming a gate conductive layer over the gate insulating layer. The gate conductive layer fills the bulb-type recessed region. The gate conductive layer includes two or more conductive layers and a discontinuous interface between the conductive layers.

Claims (11)

1. A semiconductor device comprising:

a substrate;

a bulb-type recessed region formed in the substrate;

a gate insulating layer formed over the bulb-type recessed region and the substrate;

a vacancy-removed first gate conductive layer formed over the gate insulating layer, wherein vacancies melted in equilibrium inside the vacancy-removed first gate conductive layer are diffused out by a thermal treatment;

a second gate conductive layer formed over the vacancy-removed first gate conductive layer to fill in the bulb-type recessed region, and

a discontinuous interface between the vacancy-removed first gate conductive layer and the second gate conductive layer.

2. The semiconductor device of claim 1 , wherein a first thickness of the vacancy-removed first gate conductive layer is smaller than half of a width of an opening of the bulb-type recessed region.

3. The semiconductor device of claim 1 , wherein the vacancy-removed first gate conductive layer and the second gate conductive layer comprise a silicon layer.

4. The semiconductor device of claim 3 , wherein the silicon layer is doped with impurities.

5. The semiconductor device of claim 1 , wherein the vacancy-removed first gate conductive layer comprises a silicon layer on which the thermal treatment is performed.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE IS HYNIX SEMICONDUCTOR INC. NOT HYNIX-SEMICONDUCTOR INC. THERE IS NO HYPHEN IN THE NAME. PREVIOUSLY RECORDED ON REEL 67328 FRAME 814. ASSIGNOR(S) HEREBY CONFIRMS THE CHANGE OF NAME. Recorded May 14, 2024
From: HYNIX SEMICONDUCTOR INC.
To: SK HYNIX INC.
Reel/Frame 067412/0482 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 9, 2024
From: SK HYNIX INC.
To: MIMIRIP LLC
Reel/Frame 067369/0832 →
CHANGE OF NAME Recorded May 6, 2024
From: HYNIX-SEMICONDUCTOR INC.
To: SK HYNIX INC.
Reel/Frame 067328/0814 →